Patents by Inventor Yi Ching Ong
Yi Ching Ong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147731Abstract: An interfacial layer is formed in a manner that enables a ferroelectric layer to be formed such that formation of ferroelectric crystalline phases (e.g., orthorhombic crystalline phases) in the ferroelectric layer is increased and formation of non-ferroelectric crystalline phases (e.g., monoclinic phases, tetragonal phases) in the ferroelectric layer is reduced. To achieve this, the grain size and/or other properties of the interfacial layer may be controlled during formation of the interfacial layer such that the grain size and/or other properties of the interfacial layer facilitate formation of a larger grain size in the ferroelectric layer. At larger grain sizes in the ferroelectric layer, the concentration of the ferroelectric crystalline phases in the crystal structure of the ferroelectric layer may be increased relative to if the ferroelectric layer were formed to a smaller grain size.Type: ApplicationFiled: April 19, 2023Publication date: May 2, 2024Inventors: Yi-Hsuan CHEN, Kuen-Yi CHEN, Yi Ching ONG, Kuo-Ching HUANG
-
Publication number: 20240136346Abstract: A semiconductor die package includes an inductor-capacitor (LC) semiconductor die that is directly bonded with a logic semiconductor die. The LC semiconductor die includes inductors and capacitors that are integrated into a single die. The inductors and capacitors of the LC semiconductor die may be electrically connected with transistors and other logic components on the logic semiconductor die to form a voltage regulator circuit of the semiconductor die package. The integration of passive components (e.g., the inductors and capacitors) of the voltage regulator circuit into a single semiconductor die reduces signal propagation distances in the voltage regulator circuit, which may increase the operating efficiency of the voltage regulator circuit, may reduce the formfactor for the semiconductor die package, may reduce parasitic capacitance and/or may reduce parasitic inductance in the voltage regulator circuit (thereby improving the performance of the voltage regulator circuit), among other examples.Type: ApplicationFiled: April 17, 2023Publication date: April 25, 2024Inventors: Chien Hung LIU, Yu-Sheng CHEN, Yi Ching ONG, Hsien Jung CHEN, Kuen-Yi CHEN, Kuo-Ching HUANG, Harry-HakLay CHUANG, Wei-Cheng WU, Yu-Jen WANG
-
Publication number: 20240130257Abstract: Devices and method for forming a switch including a heater layer including a first heater pad, a second heater pad, and a heater line connecting the first heater pad and the second heater pad, a phase change material (PCM) layer positioned in a same vertical plane as the heater line, and a floating spreader layer including a first portion positioned in the same vertical plane as the heater line and the PCM layer, in which the first portion has a first width that is less than or equal to a distance between proximate sidewalls of the first heater pad and the second heater pad.Type: ApplicationFiled: April 21, 2023Publication date: April 18, 2024Inventors: Fu-Hai LI, Yi Ching ONG, Hsin Heng WANG, Tsung-Hao YEH, Yu-Wei TING, Kuo-Pin CHANG, Hung-Ju LI, Kuo-Ching HUANG
-
Publication number: 20240114812Abstract: A switch includes a heater layer, a phase change material (PCM) layer on the heater layer, and a spreader layer formed in proximity to the PCM layer and including a central region with a first thermal conductivity and an edge region with a second thermal conductivity different than the first thermal conductivity. A method of forming a switch includes forming a heater layer, forming a phase change material (PCM) layer on the heater layer, and forming a spreader layer in proximity to the PCM layer, such that the spreader layer includes a central region with a first thermal conductivity and an edge region with a second thermal conductivity different than the first thermal conductivity.Type: ApplicationFiled: April 21, 2023Publication date: April 4, 2024Inventors: Fu-Hai Li, Kuo-Ching Huang, Yi Ching Ong
-
Publication number: 20240099167Abstract: An embodiment phase change material (PCM) switch may include a PCM element having a first electrode and a second electrode, a heating element coupled to a first side of the PCM element, and a heat spreader formed on a second side of the PCM element opposite to the heating element. The PCM element may include a phase change material that switches from an electrically conducting phase to an electrically insulating phase by application of a heat pulse provided by the heating element. The first electrode, the second electrode, the PCM element, and the heat spreader may be configured as an RF switch that blocks RF signals when the phase change material element is the electrically insulating phase and conducts RF signals when the when the phase change material element is in the electrically conducting phase. The heat spreader may be electrically isolated from the heating element and the PCM element.Type: ApplicationFiled: April 20, 2023Publication date: March 21, 2024Inventors: Fu-Hai Li, Yi Ching Ong, Kuo-Ching Huang
-
Publication number: 20240088026Abstract: A semiconductor device according to embodiments of the present disclosure includes a first die including a first bonding layer and a second die including a second hybrid bonding layer. The first bonding layer includes a first dielectric layer and a first metal coil embedded in the first dielectric layer. The second bonding layer includes a second dielectric layer and a second metal coil embedded in the second dielectric layer. The second hybrid bonding layer is bonded to the first hybrid bonding layer such that the first dielectric layer is bonded to the second dielectric layer and the first metal coil is bonded to the second metal coil.Type: ApplicationFiled: January 17, 2023Publication date: March 14, 2024Inventors: Yi Ching Ong, Wei-Cheng Wu, Chien Hung Liu, Harry-Haklay Chuang, Yu-Sheng Chen, Yu-Jen Wang, Kuo-Ching Huang
-
Publication number: 20240057343Abstract: Provided are ferroelectric tunnel junction (FTJ) structures, memory devices, and methods for fabricating such structures and devices. An FTJ structure includes a first electrode, a ferroelectric material layer, and a catalytic metal layer in contact with the ferroelectric material layer.Type: ApplicationFiled: August 11, 2022Publication date: February 15, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuen-Yi Chen, Yu-Sheng Chen, Yi Ching Ong, Kuo-Ching Huang
-
Publication number: 20240047508Abstract: A semiconductor structure includes an inductive metal line located in a dielectric material layer that overlies a semiconductor substrate and laterally encloses a first area; and an array of first ferromagnetic plates including a first ferromagnetic material and overlying or underlying the inductive metal line. For any first point that is selected within volumes of the first ferromagnetic plates, a respective second point exists within a horizontal surface of the inductive metal line such that a line connecting the first point and the second point is vertical or has a respective first taper angle that is less than 20 degrees with respective to a vertical direction. The magnetic field passing through the first ferromagnetic plates is applied generally along a hard direction of magnetization and the hysteresis effect is minimized.Type: ApplicationFiled: August 8, 2022Publication date: February 8, 2024Inventors: Yu-Sheng Chen, Hsien Jung Chen, Kuen-Yi Chen, Chien Hung Liu, Yi Ching Ong, Yu-Jen Wang, Kuo-Ching Huang, Harry-Hak-Lay Chuang
-
Publication number: 20240040799Abstract: A memory device includes a transistor device; a memory cell electrically coupled to a source or drain of the transistor device, wherein the memory cell includes an FJT structure; and a heating structure formed around the memory cell on a plurality of sides. The FJT structure includes a first conductive electrode having sidewalls that extend in a vertical direction to a first elevation level, a second conductive electrode having sidewalls that extend in the vertical direction to the first elevation level, and a switching barrier disposed between the first conductive electrode and the second conductive electrode and having sidewalls that extend in the vertical direction to the first elevation level, wherein the vertically extending sidewalls of the first conductive electrode, the second conductive electrode, and the switching barrier terminate at the first elevation level. The switching barrier includes ferroelectric (Fe) material that may be polarized to store information.Type: ApplicationFiled: July 28, 2022Publication date: February 1, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuen-Yi Chen, Fu-Hai Li, Yi Ching Ong, Kuo-Ching Huang, Yi-Hsuan Chen, Yu-Sheng Chen
-
Publication number: 20230422642Abstract: A phase-change material (PCM) switching device includes: a base dielectric layer over a semiconductor substrate; a first heater element disposed on the base dielectric layer, the first heater element comprising a first metal element characterized by a first coefficient of thermal expansion (CTE); a second heater element disposed on the first heater element, the second heater element comprising a second metal element characterized by a second CTE larger than the first CTE; a first metal pad and a second metal pad; and a PCM region comprising a PCM operable to switch between an amorphous state and a crystalline state in response to heat generated by the first heater element and the second heater element, wherein the PCM region is disposed above a top surface of the second heater element, and an air gap surrounds the first heater element and the second heater element from three sides.Type: ApplicationFiled: June 28, 2022Publication date: December 28, 2023Inventors: Kuo-Pin Chang, Yu-Wei Ting, Yi Ching Ong, Kuo-Ching Huang, Harry-Hak-Lay Chuang
-
Publication number: 20230413673Abstract: A pyroelectric generator may be included in the same semiconductor device as a radio frequency (RF) switch (e.g., a phase-change material (PCM) RF switch and/or other types of RF switch). The pyroelectric generator includes a pyroelectric material layer between two electrodes. The pyroelectric generator is configured to scavenge thermal energy that is generated during the operation of the RF switch, and to convert the thermal energy into electrical energy that may be stored and reused.Type: ApplicationFiled: June 17, 2022Publication date: December 21, 2023Inventors: Fu-Hai LI, Kuen-Yi CHEN, Yi Ching ONG, Kuo-Ching HUANG, Harry Hak Lay CHUANG
-
Publication number: 20230403862Abstract: A semiconductor device includes a ferroelectric tunnel junction (FTJ), wherein the ferroelectric tunnel junction includes a first electrode, a ferroelectric layer disposed over the first electrode, and a second electrode disposed over the ferroelectric layer. The first electrode contains nitrogen or oxygen and is characterized by a first percentage of nitrogen or oxygen. The second electrode contains nitrogen or oxygen and is characterized by a second percentage of nitrogen or oxygen. The first percentage is different from the second percentage.Type: ApplicationFiled: June 8, 2022Publication date: December 14, 2023Inventors: Yi-Hsuan Chen, Kuo-Ching Huang, Kuen-Yi Chen, Yi Ching Ong
-
Publication number: 20230403864Abstract: A semiconductor device includes a first capacitor having a ferroelectric film disposed between two electrodes, a second capacitor, having another dielectric film disposed between two electrodes. A first voltage is applied across the first capacitor such that the ferroelectric film is polarized, altering the effective resistance through the device. A second voltage is applied across the first capacitor, such that a leakage current transits the ferroelectric film, and accumulates along an electrode of the second capacitor, and the gate of a transistor, thereby effecting a change to the drain to source resistance of the transistor which may be measured to determine the polarization state of the ferroelectric film.Type: ApplicationFiled: June 14, 2022Publication date: December 14, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei Ting HSIEH, Kuen-Yi CHEN, Yi-Hsuan CHEN, Yu-Wei TING, Yi Ching ONG, Kuo-Ching HUANG
-
Publication number: 20230389324Abstract: A method of forming a memory device according to the present disclosure includes forming a trench in a first substrate of a first wafer, depositing a data-storage element in the trench, performing a thermal treatment to the first wafer to improve a crystallization in the data-storage element, forming a first redistribution layer over the first substrate, forming a transistor in a second substrate of a second wafer, forming a second redistribution layer over the second substrate, and bonding the first wafer with the second wafer after the performing of the thermal treatment. The data-storage element is electrically coupled to the transistor through the first and second redistribution layers.Type: ApplicationFiled: March 9, 2023Publication date: November 30, 2023Inventors: Yi-Hsuan Chen, Kuen-Yi Chen, Yi Ching Ong, Yu-Wei Ting, Kuo-Chi Tu, Kuo-Ching Huang, Harry-Hak-Lay Chuang
-
Publication number: 20230378016Abstract: A first die includes a first substrate and a first interconnect structure. A second die is bonded to the first die and includes a second substrate and a second interconnect structure, such that the first and second interconnect structures are arranged between the first and second substrates. A redistribution layer (RDL) stack is arranged on an outer side of the first die opposite the first interconnect structure. A heat path includes a through substrate via (TSV) extending from a conductive layer in the first interconnect structure, through the first substrate, and into the RDL stack. An RDL dielectric material is included in the RDL stack and separates the heat path from an ambient environment. A thermal conductivity of the RDL dielectric is over twenty times a thermal conductivity of an interconnect dielectric material of the first interconnect structure or of the second interconnect structure.Type: ApplicationFiled: May 23, 2022Publication date: November 23, 2023Inventors: Chien Ta Huang, Chun-Yang Tsai, Yi Ching Ong, Kuo-Ching Huang, Harry-Hak-Lay Chuang
-
Publication number: 20230361057Abstract: A semiconductor structure may be located over a substrate, and may include a parallel connection of a first component and a second component. The first component includes a series connection of a diode and a capacitor that is selected from a metal-ferroelectric-metal capacitor and a metal-antiferroelectric-metal capacitor. The second component includes a battery structure. The semiconductor structure may be used as a combination of an energy harvesting device and an energy storage structure that utilizes heat from adjacent semiconductor devices or from other heat sources.Type: ApplicationFiled: May 3, 2022Publication date: November 9, 2023Inventors: Kuen-Yi Chen, Yi Ching Ong, Kuo-Ching Huang, Harry-Hak-Lay Chuang
-
Publication number: 20230352612Abstract: A semiconductor structure may include semiconductor devices located on a substrate, metal interconnect structures that are located within dielectric material layers overlying the semiconductor devices and are electrically connected to the semiconductor devices, and an energy harvesting device located over the metal interconnect structures and comprising a Schottky barrier diode, a first diode electrode located on a first side of the Schottky barrier diode, and a second diode electrode connected to a second side of the Schottky barrier diodeType: ApplicationFiled: April 27, 2022Publication date: November 2, 2023Inventors: Fu-Hai LI, Yi Ching ONG, Kuo-Ching HUANG
-
Publication number: 20230345733Abstract: Various embodiments of the present disclosure are directed towards an integrated chip including a fin structure extending vertically from a semiconductor substrate. The fin structure continuously extends laterally along a first direction. A ferroelectric memory stack overlies the fin structure and continuously laterally extends along a second direction that is substantially perpendicular to the first direction. The ferroelectric memory stack includes an upper electrode overlying a ferroelectric layer. The ferroelectric layer extends along opposing sidewalls and an upper surface of the fin structure.Type: ApplicationFiled: April 20, 2022Publication date: October 26, 2023Inventors: Kuen-Yi Chen, Yi Ching Ong, Kuo-Ching Huang
-
Publication number: 20230299042Abstract: A method according to the present disclosure includes forming a plurality of transistors in a first wafer and forming a memory array in a second wafer. A first surface of the first wafer includes a first plurality of bonding pads electrically coupled to the transistors. The memory array includes a plurality of ferroelectric tunnel junction (FTJ) stacks. A second surface of the second wafer includes a second plurality of bonding pads electrically coupled to the FTJ stacks. The method also includes performing a thermal treatment to the FTJ stacks in the second wafer, and after the performing of the thermal treatment, bonding the first surface of the first wafer with the second surface of the second wafer. The transistors are coupled to the memory cells through the first plurality of bonding pads and the second plurality of bonding pads.Type: ApplicationFiled: July 28, 2022Publication date: September 21, 2023Inventors: Yi-Hsuan Chen, Kuen-Yi Chen, Yi Ching Ong, KUO-CHING Huang, HARRY-HAK-LAY CHUANG, Yu-Sheng Chen
-
Publication number: 20230292526Abstract: A method according to the present disclosure includes forming a bottom electrode layer over a substrate, forming an insulator layer over the bottom electrode layer, depositing a semiconductor layer over the bottom electrode layer, depositing a ferroelectric layer over the semiconductor layer, forming a top electrode layer over the ferroelectric layer, and patterning the bottom electrode layer, the insulator layer, the semiconductor layer, the ferroelectric layer, and the top electrode layer to form a memory stack. The semiconductor layer includes a plurality of portions with different thicknesses.Type: ApplicationFiled: August 2, 2022Publication date: September 14, 2023Inventors: Wei Ting Hsieh, Kuen-Yi Chen, Yi-Hsuan Chen, Yu-Wei Ting, Yi Ching Ong, Kuo-Ching Huang