Abstract: The present disclosure provides a data processing method and apparatus, an electronic device, and a storage medium. The data processing provided by the present disclosure includes: receiving a first request message from a first device, where the first request message includes a first address aligned with a first data length and a first size in a unit of the first data length; converting the first address into a second address aligned with a second data length, where the second data length is greater than the first data length; converting the first size into a second size in a unit of the second data length; and sending a second request message to a second device, where the second request message includes the second address and the second size.

Abstract: A switching power converter is provided with digital control of a constant-power mode. During the constant-power mode, the switching power converter may approximate an analog constant-power mode by incrementing or decrementing the output voltage by discrete voltage steps. At each discrete voltage step, the output current may vary within a range while the output voltage is kept constant. Alternatively, the switching power converter may approximate an analog constant-power mode by incrementing or decrementing the output current by discrete current steps. At each discrete current step, the output voltage may vary within a range while the output current is kept constant.

Abstract: A bus anomaly detecting method, processing method, apparatus, system, device, and medium. The bus anomaly detecting method includes: at an interface for connecting a bus, activating a detection state in response to an access initiating apparatus sending an access request to an access receiving apparatus so as to, in the detection state, perform anomaly detection on response signal fed back by the access receiving apparatus for each access request, and block an interruption signal sent by the access initiating apparatus; in response to a response signal corresponding to an access request having an anomaly, terminating the detection state, recording bus anomaly information, and sending an interruption signal; and in a case where the response signal corresponding to each access request sent by the access initiating apparatus is received and has no anomaly, terminating the detection state to stop blocking the interruption signal sent by the access initiating apparatus.

Abstract: A data conversion method and apparatus, an electronic device and a storage medium for converting dimensions of a first data combination. The data conversion method includes: reading n elements in the first data combination according to a first-dimension direction to obtain a first processing group, a first element to an n-th element in the first processing group are arranged according to the first-dimension direction, and n is a positive integer; performing a transpose on the first dimension and the third dimension of the first processing group to obtain a second processing group, a first element to an n-th element in the second processing group are arranged in a third-dimension direction; and writing the first element to the n-th element in the second processing group to a first storage.

Abstract: A circuit board includes a substrate and a stress neutral layer disposed on a side of the substrate. The stress neutral layer includes one or more first metal layers and one or more second metal layers. The one or more second metal layers and the one or more first metal layers are stacked. At least one of the one or more first metal layers is made of a material for generating a tensile stress, and at least one of the one or more second metal layers is made of a material for generating a compressive stress.

Abstract: A method and a system for performing a matrix multiplication operator using a unit supporting convolution operator operation, an electronic device, and a non-transitory storage medium are provided. The method includes: transforming a first matrix of the matrix multiplication operator to an input data matrix of a convolution operator; transforming a second matrix of the matrix multiplication operator to a weight matrix of the convolution operator, matrix multiplication being performed on the first matrix and the second matrix; and performing a convolution operation on the input data matrix and the weight matrix, which are obtained through transforming, of the convolution operator using the unit supporting convolution operator operation to obtain an operation result of the matrix multiplication operator.

Abstract: A computing apparatus and method, an electronic device and a storage medium are provided. The computing apparatus includes: a preprocessing module configured to receive N pairs of input parameters, and perform format conversion on each pair of input parameters according to the precision type of the N pairs of input parameters, and obtain N pairs of processed input parameters; and a calculation module configured to respectively compute a product of exponents and mantissas of each pair of processed input parameters, and obtain an output result based on the product of exponents and mantissas of each pair of processed input parameters. The computing apparatus supports multiply-accumulate computation of a plurality of floating-point types. The computing apparatus can multiplex the multiplication computation of the mantissa and make the computing apparatus support multiply-accumulate computations in a plurality of precision formats at the cost of lower area and power consumption.

Abstract: A voltage detection circuit and method for an integrated circuit, and an integrated circuit are provided. The voltage detection circuit includes: a first current source, a first branch and a second branch. A current outputted by the first current source is allocated to the first branch and the second branch. The first branch includes a first voltage control current component and a first load connected in series. The second branch includes a current signal detection component and a second load connected in series. A voltage signal to be detected is inputted to a control signal input terminal of the first voltage control current component. The current signal detection component is configured to output, in real time, a preset signal characterizing a second current flowing through the second branch, to determine change of the voltage signal to be detected based on the preset signal.

Abstract: An integrated circuit, and a data processing device and method are provided. The integrated circuit includes a processor circuit and an accelerator circuit. The processor circuit includes a processor, a first data storage section, and a first data input/output interface. The accelerator circuit includes an accelerator and a second data input/output interface. The second data input/output interface is electrically connected to the first data input/output interface, so that the accelerator circuit can perform information interaction with the first data storage section.

Abstract: The invention discloses an area light source device comprises: a light guide body comprising an incidence plane, a front exit plane and a rear exit plane which extend along two opposite sides of the incidence plane; a light emitting body disposed along a side of the incidence plane of the light guide body; a structural layer disposed on one side of the rear exit plane, and used for changing the direction of light from the light guide body to the structural layer and emitting the light in a direction away from the rear exit plane; and second medium layers wrapped in the structural layer, wherein the refractive index of a material of the second medium layers is less than the refractive index of a material of the structural layer. The invention further discloses a flat panel display device.

Abstract: An anti-peeping backlight module is formed by stacking an upper backlight module, a lower backlight module and a reflecting film disposed below the lower backlight module, wherein the upper backlight module is a transparent module, the lower backlight module is a transparent module or a non-transparent module, the upper backlight module is a collimating backlight module or a diffusion backlight module, the lower backlight module is a collimating backlight module or a diffusion backlight module, and the upper backlight module and the lower backlight module have different properties. The anti-peeping backlight module realizes beam splitting and collimation and can be used as various backlight modules, the beam splitting angle is adjustable, the efficiency is high, and can be controlled independently.

Abstract: An on-chip integrated circuit, a data processing device and a method are provided. The on-chip integrated circuit includes: a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area, which can reduce the congestion on a bus of the processor and improve the quality of service of the application.

Abstract: The present disclosure relates to a device and a system for testing flatness. The device for testing flatness includes a base, a testing platform, and a ranging sensor. The testing platform is assembled on the base. The testing platform includes a supporting structure. The supporting structure is disposed on the side of the testing platform away from the base and is used to support a to-be-tested board. The structure matches the structure of the to-be-tested board. The ranging sensor is disposed on the side of the testing platform away from the base. After the to-be-tested board is placed on the testing platform, the ranging sensor is used to test distances between a number N of to-be-tested positions on the to-be-tested board and the ranging sensor, to obtain N pieces of distance information, and the N pieces of distance information are used to determine the flatness of the to-be-tested board, where N is an integer greater than 2.

Abstract: An on-chip integrated circuit, a data processing device and a method are provided. The on-chip integrated circuit includes: a processor circuit and an accelerator circuit. The processor circuit includes a processor and a data storage area, the processor is connected to the data storage area through a first bus in the processor circuit. The accelerator circuit includes an accelerator and a second bus, the accelerator is connected to the second bus, and the second bus is bridged with the first bus corresponding to the data storage area, to perform data interaction between the accelerator and the data storage area, which can reduce the congestion on a bus of the processor and improve the quality of service of the application.

Abstract: A method and composition for doped HTS tapes having directional flux pinning and critical current.

Abstract: An anti-peeping backlight module is formed by stacking an upper backlight module, a lower backlight module and a reflecting film disposed below the lower backlight module, wherein the upper backlight module is a transparent module, the lower backlight module is a transparent module or a non-transparent module, the upper backlight module is a collimating backlight module or a diffusion backlight module, the lower backlight module is a collimating backlight module or a diffusion backlight module, and the upper backlight module and the lower backlight module have different properties. The anti-peeping backlight module realizes beam splitting and collimation and can be used as various backlight modules, the beam splitting angle is adjustable, the efficiency is high, and can be controlled independently.

Abstract: A flyback converter is provided that detects a load-transient-produced increase in the output current to more quickly detect and respond to the load transient.

Abstract: A PCIe architecture is disclosed incorporating a controller memory buffer (CMB). Write data is written to the CMB and is not read out for processing upon receiving a write command for the write data. The data is read out of the CMB and processed to obtain processed data upon receiving feedback from a NAND channel controller. The processed data may be written directly to the NAND channel controller or may be written to a light write buffer that is read by the NAND channel controller. The processed data may be written to a light write buffer functioning as a cut through buffer.

Abstract: Read latency for a read operation to a host implementing a PRP/SGL buffer is reduced by generating an address table representing the linked-list structure defining the PRP/SGL buffer. The address table may be generated concurrently with reading of data referenced by the read command from a NAND storage device. A block table for tracking status of LBAs referenced by IO commands may include a reference to the address table which is used to transfer LBAs to host memory as soon as the address table is complete and a block of data referenced by an LBA has been read from the NAND storage device.

Abstract: A flyback converter is provided that dynamically adjusts a drain threshold voltage for a current cycle of a synchronous rectifier switch transistor based upon operating conditions in a previous cycle of the synchronous rectifier switch transistor. A differential amplifier drives a gate voltage of the synchronous rectifier switch transistor during an on-time of the current cycle so that a drain voltage of the synchronous rectifier switch transistor equals the drain threshold voltage during a regulated portion of the current cycle.