Patents by Inventor Yiwu Tang
Yiwu Tang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240106623Abstract: Aspects described herein include devices and methods for phase tracking and correction using sampling. One aspect includes a wireless communication apparatus having an analog 1-bit sampler configured to sample a phase locked loop (PLL) output signal using a PLL reference clock to generate 1-bit samples and a digital phase computation and control circuit configured to receive the 1-bit samples from the analog 1-bit sampler and apply phase corrections to the PLL based on a phase error derived from the 1-bit samples.Type: ApplicationFiled: September 23, 2022Publication date: March 28, 2024Inventors: Gang LIU, Xiaotie WU, Razak HOSSAIN, Marco ZANUSO, Yiwu TANG
-
Patent number: 11677390Abstract: This disclosure describes apparatuses, methods, and techniques for implementing a multimode frequency multiplier. In example implementations, an apparatus for generating a frequency includes a multimode frequency multiplier. The multimode frequency multiplier includes a multiphase generator and a reconfigurable frequency multiplier. The multiphase generator is configured to produce a first signal including multiple phase components and having a first frequency. The reconfigurable frequency multiplier is coupled in series with the multiphase generator. The reconfigurable frequency multiplier is configured to produce a second signal based on the first signal and having a second frequency that is a multiple of the first frequency.Type: GrantFiled: April 22, 2021Date of Patent: June 13, 2023Assignee: QUALCOMM IncorporatedInventors: Yan Zhang, Yunliang Zhu, Yiwu Tang
-
Patent number: 11632230Abstract: An aspect relates to an apparatus including an input buffer including an input configured to receive an input voltage; a ramp voltage generator including an input coupled to an output of the input buffer; an evaluation circuit including an input coupled to an output of the ramp voltage generator, wherein the evaluation circuit includes a first resistor coupled in series with first field effect transistor (FET) between a first voltage rail and a second voltage rail; and an output buffer including an input coupled to a drain of the first FET and an output configured to generate an output voltage.Type: GrantFiled: June 7, 2021Date of Patent: April 18, 2023Assignee: QUALCOMM IncorporatedInventors: Alvin Siu-Chi Li, Tomas O'Sullivan, Jianjun Yu, Yiwu Tang
-
Publication number: 20220393565Abstract: An aspect relates to an apparatus including an input buffer including an input configured to receive an input voltage; a ramp voltage generator including an input coupled to an output of the input buffer; an evaluation circuit including an input coupled to an output of the ramp voltage generator, wherein the evaluation circuit includes a first resistor coupled in series with first field effect transistor (FET) between a first voltage rail and a second voltage rail; and an output buffer including an input coupled to a drain of the first FET and an output configured to generate an output voltage.Type: ApplicationFiled: June 7, 2021Publication date: December 8, 2022Inventors: Alvin Siu-Chi LI, Tomas O'SULLIVAN, Jianjun YU, Yiwu TANG
-
Publication number: 20220352878Abstract: This disclosure describes apparatuses, methods, and techniques for implementing a multimode frequency multiplier. In example implementations, an apparatus for generating a frequency includes a multimode frequency multiplier. The multimode frequency multiplier includes a multiphase generator and a reconfigurable frequency multiplier. The multiphase generator is configured to produce a first signal including multiple phase components and having a first frequency. The reconfigurable frequency multiplier is coupled in series with the multiphase generator. The reconfigurable frequency multiplier is configured to produce a second signal based on the first signal and having a second frequency that is a multiple of the first frequency.Type: ApplicationFiled: April 22, 2021Publication date: November 3, 2022Inventors: Yan Zhang, Yunliang Zhu, Yiwu Tang
-
Patent number: 11411567Abstract: A phase-locked loop (PLL) may include a phase-frequency detector (PFD), a phase interpolation (PI)-based sampler, a loop filter, a voltage-controlled oscillator (VCO), and a fractional frequency divider. The PFD output corresponds to a phase error between a reference clock signal and a feedback signal. The PI-based sampler produces a slope signal in response to the PFD output, and adjusts the slope signal in response to a quantization error correction indication. The PI-based sampler also samples the slope signal. The loop filter produces a VCO control signal in response to a sampled slope signal. The VCO control signal controls the VCO frequency. The fractional frequency divider circuit divides the frequency of the VCO output signal and also determines the quantization error correction corresponding to the quantization error introduced by fractional division of the frequency of the VCO output signal.Type: GrantFiled: December 10, 2020Date of Patent: August 9, 2022Assignee: QUALCOMM IncorporatedInventors: Masoud Moslehi Bajestan, Giovanni Marucci, Dongmin Park, Marco Zanuso, Yiwu Tang
-
Patent number: 11405025Abstract: A frequency divider functionality detection and adjustment circuit includes an auxiliary voltage controlled oscillator (VCO) coupled to a first multiplexer (MUX), a programmable divider coupled to the first MUX, a second MUX coupled to the programmable divider, a counter coupled to the second MUX, and a controller coupled to the counter, the controller configured to adjust a supply voltage provided to the programmable divider based on a measured divide ratio, NMEAS.Type: GrantFiled: September 9, 2021Date of Patent: August 2, 2022Assignee: QUALCOMM IncorporatedInventors: Shilei Hao, Yiwu Tang, Yunliang Zhu
-
Patent number: 11387833Abstract: A method of quantization noise cancellation in a phase-locked loop (PLL) is provided according to certain aspects. The PLL includes a phase detector having a first input configured to receive a reference signal and a second input configured to receive a feedback signal. The method includes delaying the reference signal by a first time delay, delaying the feedback signal by a second time delay, receiving a delta-sigma modulator (DSM) error signal, and adjusting the first time delay and the second time delay in opposite directions based on the DSM error signal.Type: GrantFiled: September 3, 2021Date of Patent: July 12, 2022Assignee: QUALCOMM IncorporatedInventors: Alvin Siu-Chi Li, Yue Chao, Dongmin Park, Heui In Yoon, Tomas O'Sullivan, Jianjun Yu, Yiwu Tang
-
Publication number: 20220190833Abstract: A phase-locked loop (PLL) may include a phase-frequency detector (PFD), a phase interpolation (PI)-based sampler, a loop filter, a voltage-controlled oscillator (VCO), and a fractional frequency divider. The PFD output corresponds to a phase error between a reference clock signal and a feedback signal. The PI-based sampler produces a slope signal in response to the PFD output, and adjusts the slope signal in response to a quantization error correction indication. The PI-based sampler also samples the slope signal. The loop filter produces a VCO control signal in response to a sampled slope signal. The VCO control signal controls the VCO frequency. The fractional frequency divider circuit divides the frequency of the VCO output signal and also determines the quantization error correction corresponding to the quantization error introduced by fractional division of the frequency of the VCO output signal.Type: ApplicationFiled: December 10, 2020Publication date: June 16, 2022Inventors: Masoud MOSLEHI BAJESTAN, Giovanni MARUCCI, Dongmin PARK, Marco ZANUSO, Yiwu TANG
-
Patent number: 11349483Abstract: A hybrid true single-phase clock (H-TSPC) circuit includes a first logic circuit comprising non-ratio (NR) logic, a first mode switching device coupled to an output of the first logic circuit, a second logic circuit comprising ratio (R) logic, the second logic circuit configured to receive an output of the first logic circuit, a second mode switching device coupled to an output of the second logic circuit, a third logic circuit comprising non-ratio (NR) logic, the third logic circuit configured to receive an output of the second logic circuit, and a third mode switching device coupled to an output of the third logic circuit, wherein the first logic circuit, second logic circuit, and third logic circuit are configured in a ring.Type: GrantFiled: August 2, 2021Date of Patent: May 31, 2022Assignee: QUALCOMM IncorporatedInventors: Shilei Hao, Yunliang Zhu, Yiwu Tang, Dongmin Park
-
Patent number: 11342927Abstract: Aspects of the disclosure relate to a ring oscillator (RO) frequency divider configured to frequency divide an input clock by a programmable divider ratio to generate an output clock. In this regard, the RO frequency divider receives the input clock, enables each of a ring of N cascaded inverter stages substantially one at a time in response to the input clock; and outputs a second clock from an output of one of the ring of N cascaded inverter stages. In one aspect, each stage includes a p-channel metal oxide semiconductor field effect transistor (PMOS FET) coupled in series with an n-channel metal oxide semiconductor field effect transistor (NMOS FET). In another, each stage includes two PMOS FETs and an NMOS FET.Type: GrantFiled: June 28, 2021Date of Patent: May 24, 2022Assignee: QUALCOMM IncorporatedInventors: Younghyun Lim, Yiwu Tang, Dongmin Park, Yunliang Zhu, Mustafa Keskin, Yue Chao
-
Patent number: 11277140Abstract: In certain aspects, a sampler includes a sampling capacitor, a precharge switch coupled to the sampling capacitor, one or more discharge circuits coupled to the sampling capacitor, and a reference-voltage circuit coupled to the sampling capacitor. The reference-voltage circuit is configured to generate a reference voltage based on a supply voltage, and generate a voltage difference between a voltage on the sampling capacitor and the reference voltage.Type: GrantFiled: June 7, 2021Date of Patent: March 15, 2022Assignee: QUALCOMM IncorporatedInventors: Dongmin Park, Alvin Siu-Chi Li, Masoud Moslehi Bajestan, Yiwu Tang
-
Patent number: 11264995Abstract: A local oscillator (LO) circuit includes a voltage controlled oscillator (VCO) configured to receive an output of a phase locked loop (PLL) circuit, the VCO coupled to a clock gating circuit configured to generate a VCO output signal (vco_g), a local oscillator (LO) divider configured to receive the VCO output signal (vco_g) and a local oscillator (LO) preset signal, the LO preset signal configured to set the LO divider to a predetermined initial phase, a programmable divider configured to receive a divider signal and the VCO output signal (vco_g) and generate a local oscillator (LO) phase detection trigger signal, Fv, a toggling accumulator coupled to an output of the programmable divider, the toggling accumulator configured to receive the divider signal and the LO phase detection trigger signal, Fv, and generate a counter signal, and a decision logic configured to receive a sample enable signal and the counter signal and adjust the programmable divider based on the sample enable signal and the counter signaType: GrantFiled: October 26, 2020Date of Patent: March 1, 2022Assignee: QUALCOMM IncorporatedInventors: Yue Chao, Yiwu Tang, Yunliang Zhu, Dongmin Park, Jingcheng Zhuang
-
Patent number: 11025260Abstract: An apparatus is disclosed that implements a phase-locked loop (PLL) that uses multiple error determiners as part of a feedback loop. In an example aspect, an apparatus for generating a frequency includes a PLL. The PLL includes a loop filter, a voltage-controlled oscillator (VCO), a frequency divider, and multiple error determiners. The loop filter includes a filter input node and a filter output node. The VCO includes a VCO input node and a VCO output node. The VCO input node is coupled to the filter output node. The frequency divider includes a divider input node and multiple divider output nodes. The divider input node is coupled to the VCO output node. The multiple error determiners are coupled between the multiple divider output nodes and the filter input node.Type: GrantFiled: August 26, 2020Date of Patent: June 1, 2021Assignee: QUALCOMM IncorporatedInventors: Yue Chao, Marco Zanuso, Rajagopalan Rangarajan, Yiwu Tang
-
Patent number: 10990117Abstract: Certain aspects of the present disclosure provide a low drop-out (LDO) regulator. The LDO regulator generally includes a first p-type metal-oxide-semiconductor transistor (PMOS) having a drain coupled to an output node of the LDO regulator, a first amplifier having an input coupled to a reference voltage node and an output coupled to a gate of the first PMOS transistor, a second PMOS transistor having a source coupled to the output node, and a second amplifier having an input coupled to the output node and an output coupled to a gate of the second PMOS transistor.Type: GrantFiled: September 5, 2019Date of Patent: April 27, 2021Assignee: QUALCOMM IncorporatedInventors: Yue Chao, Marco Zanuso, Rajagopalan Rangarajan, Yiwu Tang
-
Publication number: 20210091819Abstract: Wireless communication system may be configured to use different frequency bands for uplink communication and downlink communication. For example, a wireless system may use multiple frequency bands for downlink with carrier aggregation, and the wireless system may use only one frequency band for uplink. Up-conversion and down-conversion between baseband signals and RF signals, using a fixed frequency local oscillator signal may cause energy leak to an adjacent frequency band during transmission of signal and may result in interferences to other radio communication devices using the adjacent bands. To limit the amount of energy that leaks out of its assigned radio frequency bands, the UE may use local oscillator signals with different frequencies for up-conversion and down-conversion and may switch the frequencies of the local oscillator signals between reception of downlink signals and transmission of uplink signals.Type: ApplicationFiled: September 20, 2019Publication date: March 25, 2021Inventors: Bhushan Shanti Asuri, Yiwu Tang, Shrenik Patel
-
Publication number: 20210072778Abstract: Certain aspects of the present disclosure provide a low drop-out (LDO) regulator. The LDO regulator generally includes a first p-type metal-oxide-semiconductor transistor (PMOS) having a drain coupled to an output node of the LDO regulator, a first amplifier having an input coupled to a reference voltage node and an output coupled to a gate of the first PMOS transistor, a second PMOS transistor having a source coupled to the output node, and a second amplifier having an input coupled to the output node and an output coupled to a gate of the second PMOS transistor.Type: ApplicationFiled: September 5, 2019Publication date: March 11, 2021Inventors: Yue CHAO, Marco ZANUSO, Rajagopalan RANGARAJAN, Yiwu TANG
-
Patent number: 10903823Abstract: An apparatus for radio-frequency (RF) oscillation signal production is disclosed. In example implementations, an apparatus includes an oscillator. The oscillator includes multiple oscillation stages that are coupled together in series into a ring. A respective oscillation stage of the multiple oscillation stages includes a transconductance amplifier and a core oscillator. The transconductance amplifier is coupled to a preceding oscillation stage. The core oscillator is coupled to the transconductance amplifier and to a succeeding oscillation stage, with the core oscillator including at least one output node configured to provide a respective output signal. In some implementations, at least one capacitor is coupled across at least the transconductance amplifier. In some aspects, at least one transistor of the transconductance amplifier is implemented with a silicon-on-insulator metal-oxide-semiconductor (SOI MOS) device that includes at least one back-gate terminal.Type: GrantFiled: September 29, 2018Date of Patent: January 26, 2021Assignee: QUALCOMM INCORPORATEDInventors: Yiwu Tang, Sujiang Rong
-
Publication number: 20200106423Abstract: An apparatus for radio-frequency (RF) oscillation signal production is disclosed. In example implementations, an apparatus includes an oscillator. The oscillator includes multiple oscillation stages that are coupled together in series into a ring. A respective oscillation stage of the multiple oscillation stages includes a transconductance amplifier and a core oscillator. The transconductance amplifier is coupled to a preceding oscillation stage. The core oscillator is coupled to the transconductance amplifier and to a succeeding oscillation stage, with the core oscillator including at least one output node configured to provide a respective output signal. In some implementations, at least one capacitor is coupled across at least the transconductance amplifier. In some aspects, at least one transistor of the transconductance amplifier is implemented with a silicon-on-insulator metal-oxide-semiconductor (SOI MOS) device that includes at least one back-gate terminal.Type: ApplicationFiled: September 29, 2018Publication date: April 2, 2020Inventors: Yiwu Tang, Sujiang Rong
-
Patent number: 10439858Abstract: An apparatus includes a low noise amplifier (LNA) multiplexer configured to receive a plurality of radio frequency (RF) signals at a plurality of input terminals and to combine the plurality of RF signals into a combined RF signal that is output at an output terminal. The LNA multiplexer includes a plurality of input signal paths, and each input signal path is coupleable to a respective input terminal of the plurality of input terminals and is configured to receive a respective RF signal of the plurality of RF signals. The apparatus further includes an LNA demultiplexer configured to receive the combined RF signal at an input port coupled to the output terminal and to distribute the combined RF signal to a plurality of output ports, each output port of the plurality of output ports configured to output the combined RF signal to a respective downconverter of a plurality of downconverters.Type: GrantFiled: September 25, 2017Date of Patent: October 8, 2019Assignee: QUALCOMM IncorporatedInventors: Aleksandar Miodrag Tasic, Chiewcharn Narathong, Christian Holenstein, Dongling Pan, Yiwu Tang, Rajagopalan Rangarajan, Lai Kan Leung