Patents by Inventor Yoichiro Miki
Yoichiro Miki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9805778Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: May 16, 2017Date of Patent: October 31, 2017Assignee: SOCIONEXT INC.Inventors: Yoshihiro Kishimoto, Yoichiro Miki, Yuji Sekiguchi
-
Publication number: 20170249979Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: May 16, 2017Publication date: August 31, 2017Inventors: Yoshihiro KISHIMOTO, Yoichiro MIKI, Yuji SEKIGUCHI
-
Patent number: 9685212Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: January 4, 2017Date of Patent: June 20, 2017Assignee: SOCIONEXT INC.Inventors: Yoshihiro Kishimoto, Yoichiro Miki, Yuji Sekiguchi
-
Publication number: 20170117026Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: January 4, 2017Publication date: April 27, 2017Inventors: Yoshihiro KISHIMOTO, Yoichiro MIKI, Yuji SEKIGUCHI
-
Patent number: 9570131Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: September 12, 2016Date of Patent: February 14, 2017Assignee: SOCIONEXT INC.Inventors: Yoshihiro Kishimoto, Yoichiro Miki, Yuji Sekiguchi
-
Publication number: 20160379693Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: September 12, 2016Publication date: December 29, 2016Inventors: Yoshihiro KISHIMOTO, Yoichiro MIKI, Yuji SEKIGUCHI
-
Patent number: 9472254Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: July 13, 2015Date of Patent: October 18, 2016Assignee: SOCIONEXT INC.Inventors: Yoshihiro Kishimoto, Yoichiro Miki, Yuji Sekiguchi
-
Publication number: 20150318031Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: July 13, 2015Publication date: November 5, 2015Inventors: Yoshihiro KISHIMOTO, Yoichiro MIKI, Yuji SEKIGUCHI
-
Patent number: 9159382Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: December 10, 2013Date of Patent: October 13, 2015Assignee: SOCIONEXT INC.Inventors: Yoshihiro Kishimoto, Yuji Sekiguchi, Yoichiro Miki
-
Publication number: 20140098618Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: December 10, 2013Publication date: April 10, 2014Applicant: PANASONIC CORPORATIONInventors: Yoshihiro KISHIMOTO, Yuji SEKIGUCHI, Yoichiro MIKI
-
Patent number: 8634259Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: December 5, 2011Date of Patent: January 21, 2014Assignee: Panasonic CorporationInventors: Yoshihiro Kishimoto, Yuji Sekiguchi, Yoichiro Miki
-
Publication number: 20120169927Abstract: An output of a conventional color-difference inter-field interpolating unit (10) and an output obtained by a color-difference 4:2:0 inter-field interpolating unit (11) and a color-difference intra-field line interpolating unit (12) as a progressive signal through inter-field interpolation by changing a 4:2:2 color-difference signal into a 4:2:0 color-difference signal are switched by a color-difference static image processing method selecting/mixing unit (14) in accordance with an output or the like of a detecting unit (13) for detecting a characteristic of an image signal. Thus, it is possible to realize color-difference signal IP conversion static image processing in which degradation of a correct 4:2:2 color-difference signal is suppressed and jaggy is reduced with respect to a 4:2:2 color-difference signal obtained through interpolation of a 4:2:0 signal.Type: ApplicationFiled: March 13, 2012Publication date: July 5, 2012Applicant: Panasonic CorporationInventor: Yoichiro MIKI
-
Patent number: 8164687Abstract: An output of a conventional color-difference inter-field interpolating unit (10) and an output obtained by a color-difference 4:2:0 inter-field interpolating unit (11) and a color-difference intra-field line interpolating unit (12) as a progressive signal through inter-field interpolation by changing a 4:2:2 color-difference signal into a 4:2:0 color-difference signal are switched by a color-difference static image processing method selecting/mixing unit (14) in accordance with an output or the like of a detecting unit (13) for detecting a characteristic of an image signal. Thus, it is possible to realize color-difference signal IP conversion static image processing in which degradation of a correct 4:2:2 color-difference signal is suppressed and jaggy is reduced with respect to a 4:2:2 color-difference signal obtained through interpolation of a 4:2:0 signal.Type: GrantFiled: June 25, 2007Date of Patent: April 24, 2012Assignee: Panasonic CorporationInventor: Yoichiro Miki
-
Publication number: 20120081973Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: December 5, 2011Publication date: April 5, 2012Applicant: Panasonic CorporationInventors: Yoshihiro KISHIMOTO, Yuji Sekiguchi, Yoichiro Miki
-
Patent number: 8094506Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: August 5, 2010Date of Patent: January 10, 2012Assignee: Panasonic CorporationInventors: Yoshihiro Kishimoto, Yuji Sekiguchi, Yoichiro Miki
-
Publication number: 20100315892Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: August 5, 2010Publication date: December 16, 2010Applicant: PANASONIC CORPORATIONInventors: Yoshihiro KISHIMOTO, Yuji Sekiguchi, Yoichiro Miki
-
Patent number: 7782686Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: August 1, 2008Date of Patent: August 24, 2010Assignee: Panasonic CorporationInventors: Yoshihiro Kishimoto, Yuji Sekiguchi, Yoichiro Miki
-
Publication number: 20090002552Abstract: An output of a conventional color-difference inter-field interpolating unit (10) and an output obtained by a color-difference 4:2:0 inter-field interpolating unit (11) and a color-difference intra-field line interpolating unit (12) as a progressive signal through inter-field interpolation by changing a 4:2:2 color-difference signal into a 4:2:0 color-difference signal are switched by a color-difference static image processing method selecting/mixing unit (14) in accordance with an output or the like of a detecting unit (13) for detecting a characteristic of an image signal. Thus, it is possible to realize color-difference signal IP conversion static image processing in which degradation of a correct 4:2:2 color-difference signal is suppressed and jaggy is reduced with respect to a 4:2:2 color-difference signal obtained through interpolation of a 4:2:0 signal.Type: ApplicationFiled: June 25, 2007Publication date: January 1, 2009Inventor: Yoichiro Miki
-
Publication number: 20080291749Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: ApplicationFiled: August 1, 2008Publication date: November 27, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Yoshihiro KISHIMOTO, Yuji SEKIGUCHI, Yoichiro MIKI
-
Patent number: 7414901Abstract: A strobe signal from a memory is delayed through delay circuits of a strobe delay selection section, thus obtaining a plurality of delayed strobe signals. A strobe latch section produces check data in synchronism with each of the delayed strobe signals, and a system latch section latches, with a system clock, check data latched by the strobe latch section. Based on a comparison by an expected value comparison section and a determination by a delay determination section, the optimal strobe signal with the optimal delay is selected from among the delayed strobe signals produced in the strobe delay selection section. Then, data from the memory is delayed through delay circuits in a data delay selection section, thus obtaining a plurality of delayed data, and the optimal data with the optimal delay is selected from among the plurality of delayed data based on the comparison by the expected value comparison section and the determination by the delay determination section.Type: GrantFiled: August 16, 2007Date of Patent: August 19, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihiro Kishimoto, Yuji Sekiguchi, Yoichiro Miki