Patents by Inventor Yoji Idei
Yoji Idei has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150071013Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: ApplicationFiled: November 18, 2014Publication date: March 12, 2015Applicant: PS4 LUXCO S.A.R.L.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8891318Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: GrantFiled: November 1, 2011Date of Patent: November 18, 2014Assignee: PS4 Luxco S.a.r.l.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8659321Abstract: A semiconductor device includes a first driver circuit for supplying a first potential to a first power supply node of the sense amplifier, second and third driver circuits for supplying a second potential and a third potential to a second power supply node of the sense amplifier, and a timing control circuit for controlling operations of the first to third driver circuits. The timing control circuit includes a delay circuit for deciding an ON period of the third driver circuit. The delay circuit includes a first delay circuit having a delay amount that depends on an external power supply potential and a second delay circuit having a delay amount that does not depend on the external power supply potential, and the ON period of the third driver circuit is decided based on a sum of the delay amounts of the first and second delay circuits.Type: GrantFiled: November 29, 2011Date of Patent: February 25, 2014Inventors: Yuko Watanabe, Yoshiro Riho, Hiromasa Noda, Yoji Idei, Kosuke Goto
-
Publication number: 20120133399Abstract: A semiconductor device includes a first driver circuit for supplying a first potential to a first power supply node of the sense amplifier, second and third driver circuits for supplying a second potential and a third potential to a second power supply node of the sense amplifier, and a timing control circuit for controlling operations of the first to third driver circuits. The timing control circuit includes a delay circuit for deciding an ON period of the third driver circuit. The delay circuit includes a first delay circuit having a delay amount that depends on an external power supply potential and a second delay circuit having a delay amount that does not depend on the external power supply potential, and the ON period of the third driver circuit is decided based on a sum of the delay amounts of the first and second delay circuits.Type: ApplicationFiled: November 29, 2011Publication date: May 31, 2012Applicant: ELPIDA MEMORY, INC.Inventors: Yuko WATANABE, Yoshiro RIHO, Hiromasa NODA, Yoji IDEI, Kosuke GOTO
-
Publication number: 20120134439Abstract: A semiconductor device includes: two level shift circuits having substantially the same circuit configuration; an input circuit that supplies complementary input signals to the level shift circuits, respectively; and an output circuit that converts complementary output signals output from the level shift circuits into in-phase signals and then short-circuits the in-phase signals. According to the present invention, the two level shift circuits having substantially the same circuit configuration are used, and the complementary output signals output from the level shift circuits are converted into in-phase signals before short-circuited. This avoids almost any occurrence of a through current due to a difference in operating speed between the level shift circuits.Type: ApplicationFiled: November 1, 2011Publication date: May 31, 2012Applicant: Elpida Memory, lnc.Inventors: Takenori Sato, Yoji Idei, Hiromasa Noda
-
Patent number: 8174907Abstract: To provide a semiconductor device including: first and second bus lines; a first buffer connected between the first and second bus lines; second and third buffers connected to the first bus line; fourth and fifth buffers connected to the second bus line; first to fourth banks connected via the first, second, and third buffers to the second bus line; fifth to eighth banks connected via the fourth and fifth buffers to the second bus line; and a data input/output unit connected to the second bus line. Transfer delay times of the fourth and fifth buffers are longer than transfer delay times of the first, second, and third buffers. Thereby, it becomes possible to eliminate differences in data transfer times resulting from differences in distances between far and near ends without causing significant increase in wire density, increase in power consumption, or the like.Type: GrantFiled: April 20, 2010Date of Patent: May 8, 2012Assignee: Elpida Memory, Inc.Inventors: Takuyo Kodama, Yoji Idei
-
Patent number: 7889584Abstract: A semiconductor memory device of the present invention determines a logic level of a signal based on a predetermined reference voltage. And the memory device has an input terminal to which a reference signal having the reference voltage is input, a low-pass filter connected to the input terminal for passing a component of the reference voltage of the reference signal and eliminating undesired high frequency components, and one or more input first-stage circuits to each of which an output of the low-pass filter and a signal having the logic level to be determined are connected. In the memory device, the low-pass filter has predetermined attenuation at least at a frequency of an operating clock.Type: GrantFiled: October 13, 2006Date of Patent: February 15, 2011Assignee: Elpida Memory Inc.Inventors: Yoji Idei, Susumu Hatano, Yoji Nishio, Seiji Funaba, Yutaka Uematsu
-
Patent number: 7863969Abstract: A device includes an N-channel transistor for output, a voltage raising circuit, a voltage dropping circuit, and an amplifier. A power supply voltage that is a first voltage is supplied to one end of the output N-channel transistor, and the other end of the output N-channel transistor functions as an output terminal. The voltage raising circuit raises the first voltage to generate a second voltage higher than the first voltage. The voltage dropping circuit reduces the second voltage to generate a third voltage that is higher than the first voltage and is lower than the second voltage. The amplifier amplifies the difference between a reference voltage and a voltage generated at the output terminal, using the third voltage as a power supply voltage, to generate a fourth voltage, and supplies the fourth voltage to the gate of the N-channel transistor for output.Type: GrantFiled: May 5, 2009Date of Patent: January 4, 2011Assignee: Elpida Memory, Inc.Inventors: Ryohei Furuya, Yoji Idei
-
Publication number: 20100284228Abstract: To provide a semiconductor device including: first and second bus lines; a first buffer connected between the first and second bus lines; second and third buffers connected to the first bus line; fourth and fifth buffers connected to the second bus line; first to fourth banks connected via the first, second, and third buffers to the second bus line; fifth to eighth banks connected via the fourth and fifth buffers to the second bus line; and a data input/output unit connected to the second bus line. Transfer delay times of the fourth and fifth buffers are longer than transfer delay times of the first, second, and third buffers. Thereby, it becomes possible to eliminate differences in data transfer times resulting from differences in distances between far and near ends without causing significant increase in wire density, increase in power consumption, or the like.Type: ApplicationFiled: April 20, 2010Publication date: November 11, 2010Inventors: Takuyo KODAMA, Yoji Idei
-
Patent number: 7719911Abstract: A semiconductor storage device is provided which enables use of an overdrive method at low voltage and for a small device area. The semiconductor device includes: memory cells; sense amplifiers, each having P-channel and N-channel MOS transistors and amplifying a signal read from a memory cell; a first power supply line connected to a source terminal of the P-channel MOS transistor provided in each of the sense amplifiers; a second power supply line which supplies an overdrive voltage to the sense amplifiers at a potential higher than a write potential of the memory cell; a third power supply line connected to an external power supply, a connection element which connects and disconnects the first power supply line and the second power supply line; a capacitance element connected to the second power supply line; and a resistance element inserted between the second power supply line and the third power supply line.Type: GrantFiled: July 9, 2008Date of Patent: May 18, 2010Assignee: Elpida Memory, Inc.Inventors: Kazuhiro Teramoto, Yoji Idei, Takenori Sato, Hiroki Fujisawa
-
Patent number: 7675347Abstract: A semiconductor device operates in an active mode or a standby mode, and includes a substrate-potential power source line supplying a substrate potential which is higher in a standby mode than in an active mode, and a source-potential power source line supplying a source potential which is lower in a standby mode than in an active mode. During a mode shift from the standby mode to the active mode, a potential equalizing transistor is turned ON to pass a current flowing from the substrate-potential power source line to the source-potential power source line, to reduce the time length needed for shifting from the standby mode to the active mode.Type: GrantFiled: November 19, 2007Date of Patent: March 9, 2010Assignee: Elpida Memory, Inc.Inventors: Kazuhiro Teramoto, Yoji Idei
-
Patent number: 7663954Abstract: A semiconductor memory device includes a shared transistor controlling coupling between a bit line pair in a memory cell array and a bit line pair in a sense amplifier. After a word line is activated and the sense amplifier amplifies the potential difference between the bit lines of the bit line pair in the sense amplifier, the shared transistor is tuned OFF and precharge/equalizing circuit is activated to precharge the bit lines in the sense amplifier to a potential which is half the internal power source potential.Type: GrantFiled: November 9, 2007Date of Patent: February 16, 2010Assignee: Elpida Memory, Inc.Inventors: Kazuhiro Teramoto, Yoji Idei
-
Patent number: 7649790Abstract: A semiconductor memory device is provided that is capable of detecting a short circuit defect to be detected in a memory array without causing an error due to off-current of a sense amplifier circuit. Sense amplifier circuits amplify a potential between a pair of bit lines, which occurs based on potential of memory cells selected by driving word lines and bit lines. Selection transistors are provided between the bit lines and the sense amplifier circuits. A word-SE interval control circuit included in an X timing generating circuit turns off the selection transistors and disconnects the bit lines from the sense amplifier circuits based on a signal representing a test state for expanded time when a test to expand an interval between word line driving and activation of the sense amplifier circuits and detect defect sites of the bit lines is performed.Type: GrantFiled: July 10, 2008Date of Patent: January 19, 2010Assignee: Elpida Memory, Inc.Inventors: Kazuhiro Teramoto, Yoji Idei, Takenori Sato
-
Publication number: 20090284309Abstract: A device includes an N-channel transistor for output, a voltage raising circuit, a voltage dropping circuit, and an amplifier. A power supply voltage that is a first voltage is supplied to one end of the output N-channel transistor, and the other end of the output N-channel transistor functions as an output terminal. The voltage raising circuit raises the first voltage to generate a second voltage higher than the first voltage. The voltage dropping circuit reduces the second voltage to generate a third voltage that is higher than the first voltage and is lower than the second voltage. The amplifier amplifies the difference between a reference voltage and a voltage generated at the output terminal, using the third voltage as a power supply voltage, to generate a fourth voltage, and supplies the fourth voltage to the gate of the N-channel transistor for output.Type: ApplicationFiled: May 5, 2009Publication date: November 19, 2009Inventors: Ryohei FURUYA, Yoji Idei
-
Publication number: 20090016126Abstract: A semiconductor memory device is provided that is capable of detecting a short circuit defect to be detected in a memory array without causing an error due to off-current of a sense amplifier circuit. Sense amplifier circuits amplify a potential between a pair of bit lines, which occurs based on potential of memory cells selected by driving word lines and bit lines. Selection transistors are provided between the bit lines and the sense amplifier circuits. A word-SE interval control circuit included in an X timing generating circuit turns off the selection transistors and disconnects the bit lines from the sense amplifier circuits based on a signal representing a test state for expanded time when a test to expand an interval between word line driving and activation of the sense amplifier circuits and detect defect sites of the bit lines is performed.Type: ApplicationFiled: July 10, 2008Publication date: January 15, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Kazuhiro Teramoto, Yoji Idei, Takenori Sato
-
Publication number: 20090016139Abstract: A semiconductor storage device is provided which enables use of an overdrive method at low voltage and for a small device area. The semiconductor device includes: memory cells; sense amplifiers, each having P-channel and N-channel MOS transistors and amplifying a signal read from a memory cell; a first power supply line connected to a source terminal of the P-channel MOS transistor provided in each of the sense amplifiers; a second power supply line which supplies an overdrive voltage to the sense amplifiers at a potential higher than a write potential of the memory cell; a third power supply line connected to an external power supply, a connection element which connects and disconnects the first power supply line and the second power supply line; a capacitance element connected to the second power supply line; and a resistance element inserted between the second power supply line and the third power supply line.Type: ApplicationFiled: July 9, 2008Publication date: January 15, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Kazuhiro Teramoto, Yoji Idei, Takenori Sato, Hiroki Fujisawa
-
Publication number: 20080116956Abstract: A semiconductor device operates in an active mode or a standby mode, and includes a substrate-potential power source line supplying a substrate potential which is higher in a standby mode than in an active mode, and a source-potential power source line supplying a source potential which is lower in a standby mode than in an active mode. During a mode shift from the standby mode to the active mode, a potential equalizing transistor is turned ON to pass a current flowing from the substrate-potential power source line to the source-potential power source line, to reduce the time length needed for shifting from the standby mode to the active mode.Type: ApplicationFiled: November 19, 2007Publication date: May 22, 2008Inventors: Kazuhiro Teramoto, Yoji Idei
-
Publication number: 20080112244Abstract: A semiconductor memory device includes a shared transistor controlling coupling between a bit line pair in a memory cell array and a bit line pair in a sense amplifier. After a word line is activated and the sense amplifier amplifies the potential difference between the bit lines of the bit line pair in the sense amplifier, the shared transistor is tuned OFF and precharge/equalizing circuit is activated to precharge the bit lines in the sense amplifier to a potential which is half the internal power source potential.Type: ApplicationFiled: November 9, 2007Publication date: May 15, 2008Inventors: Kazuhiro Teramoto, Yoji Idei
-
Publication number: 20070085601Abstract: A semiconductor memory device of the present invention determines a logic level of a signal based on a predetermined reference voltage. And the memory device has an input terminal to which a reference signal having the reference voltage is input, a low-pass filter connected to the input terminal for passing a component of the reference voltage of the reference signal and eliminating undesired high frequency components, and one or more input first-stage circuits to each of which an output of the low-pass filter and a signal having the logic level to be determined are connected. In the memory device, the low-pass filter has predetermined attenuation at least at a frequency of an operating clock.Type: ApplicationFiled: October 13, 2006Publication date: April 19, 2007Inventors: Yoji Idei, Susumu Hatano, Yoji Nishio, Seiji Funaba, Yutaka Uematsu
-
Publication number: 20060226880Abstract: When a DLL circuit using a clock is employed, the internal power supply circuit is arranged between the external power supply and the DLL circuit. The internal power supply circuit supplies power from the external power supply after reducing the voltage thereof. The internal power supply circuit is divided into a basic power supply circuit and an additional power supply circuit. The internal power supply circuit further includes a frequency determination circuit, which samples the clock to detect the frequency thereof, and generates a determination signal based on the detected frequency. Based on the determination signal, the internal power supply circuit controls the connection or disconnection of the additional power supply circuit. The basic power supply circuit and the additional power supply circuit are activated in a high frequency range, whereas only the basic power supply circuit is activated in a low frequency range.Type: ApplicationFiled: March 24, 2006Publication date: October 12, 2006Inventors: Takeshi Akiyama, Yusuke Shimizu, Yoji Idei