Patents by Inventor Yonghao Chen
Yonghao Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240026986Abstract: Disclosed is a flow regulating valve. The flow regulating valve includes: a valve body structure, where the valve body structure includes a main body and a sealing seat connected with the main body, the sealing seat is provided with a valve port, and the sealing seat is made of a nonmetallic material; and a valve head movably arranged in a cavity of the main body to close or open the valve port, where the valve head is made of a metal material, and a hardness of the sealing seat is less than a hardness of the valve head.Type: ApplicationFiled: September 29, 2021Publication date: January 25, 2024Inventors: Shaojun ZHAN, Yonghao CHEN, Guanjun XU
-
Publication number: 20240003427Abstract: The disclosure provides a valve core assembly and an electronic expansion valve having the valve core assembly. The valve core assembly includes: a valve head, herein an inner wall surface of the valve head is provided with a flange portion which is inwardly protruded, and the flange portion is configured to divide an inner cavity of the valve head into an upper cavity body and a lower cavity body; a screw penetrating into the valve head; and an annular member sleeved at a lower end of the screw and located in the lower cavity body, herein an upper end face of the annular member is in contact with a lower end face of the flange portion. Herein the flange portion is provided with a balancing channel, and the balancing channel connects the upper cavity body and the lower cavity body.Type: ApplicationFiled: November 25, 2021Publication date: January 4, 2024Inventors: Yuchen HE, Shaojun ZHAN, Yonghao CHEN
-
Patent number: 11733051Abstract: A communications server apparatus for managing a request for transport-related services, which is configured to, in response to receiving user request data, generate a data record having a plurality of transit point data fields having data for a corresponding plurality of transit points from an origin to a destination, including a variable transit point data field having data that is determined based on data associated with at least one transportation network-related parameter, and having a plurality of trip section data fields for a corresponding plurality of trip sections defining navigation directions from the origin to the destination, and, for each trip section data field, to associate the trip section data field with a respective transit point data field, and, based on the data of the associated transit point data field, to determine a respective transportation mode and to generate transit data in respect of the respective transportation mode.Type: GrantFiled: November 19, 2018Date of Patent: August 22, 2023Assignee: GRABTAXI HOLDINGS PTE. LTD.Inventors: Abdullah Shamil Hashim Al-Dujaili, Hendra Teja Wirawan, Wenqing Chen, Su Miin Serene Ow, Zhen Xiang Kenneth Loh, Guanfeng Wang, Chin Hau Hoo, Dmitry Bezyazychnyy, Yonghao Chen, Abhinav Sunderrajan
-
Publication number: 20220018667Abstract: A communications server apparatus for managing a request for transport-related services, which is configured to, in response to receiving user request data, generate a data record having a plurality of transit point data fields having data for a corresponding plurality of transit points from an origin to a destination, including a variable transit point data field having data that is determined based on data associated with at least one transportation network-related parameter, and having a plurality of trip section data fields for a corresponding plurality of trip sections defining navigation directions from the origin to the destination, and, for each trip section data field, to associate the trip section data field with a respective transit point data field, and, based on the data of the associated transit point data field, to determine a respective transportation mode and to generate transit data in respect of the respective transportation mode.Type: ApplicationFiled: November 19, 2018Publication date: January 20, 2022Inventors: Abdullah Shamil Hashim AL-DUJAILI, Hendra Teja WIRAWAN, Wenqing CHEN, Su Miin Serene OW, Zhen Xiang Kenneth LOH, Guanfeng WANG, Chin Hau HOO, Dmitry BEZYAZYCHNYY, Yonghao CHEN, Abhinab SUNDERRAJAN
-
Patent number: 11023637Abstract: A logic simulation electronic design automation (EDA) application, the logic can be configured to receive a circuit design of an integrated circuit (IC) chip, the circuit design comprising an imported module comprising a list of simple immediate assertions (SIAs) for the imported module, wherein the circuit design comprises a first power domain and a second power domain, wherein the first power domain controls a power state of the second power domain and the imported module is assigned to the second power domain. The logic simulation EDA application can be configured to convert, in response to user input, each SIA in the list of SIAs into a respective hybrid deferred assertion (HDA) to form a list of HDAs for the imported module and execute a simulation of the IC chip, and execution of the simulation can include execution of a plurality of time slots for a plurality of simulation cycles.Type: GrantFiled: December 20, 2019Date of Patent: June 1, 2021Assignee: Cadence Design Systems, Inc.Inventors: Amit Kohli, Sulabh Nangalia, Apurva Kalia, Yonghao Chen, Mickey Rodriguez, Abhishek Kanungo
-
Patent number: 9189578Abstract: Embodiments of the present disclosure may include receiving, at one or more computing devices, the electronic circuit design, wherein the electronic circuit design includes at least one Unified Power Format file. Embodiments may further include generating, using the one or more computing devices, a schematic of a power supply network, based upon, at least in part, the at least one Unified Power Format file, the schematic including one or more power supply network components.Type: GrantFiled: July 10, 2013Date of Patent: November 17, 2015Assignee: Cadence Design Systems, Inc.Inventors: Philip Benedict Giangarra, Michael James Floyd, Leonardo Valencia, Debra Jean Wimpey, Yonghao Chen
-
Patent number: 8997068Abstract: A method and system are provided for automatically creating an implicit literal value in a user defined enumerated data type by inserting an additional literal value, scanning the HDL design files for broken interdependencies or potential incompatibilities with the implicitly defined literal value, and modifying the HDL design files to be in accordance with the implicitly defined literal value while maintaining the semantics of the VHDL language reference model.Type: GrantFiled: July 26, 2013Date of Patent: March 31, 2015Assignee: Cadence Design Systems, Inc.Inventors: Abhishek Kanungo, Phil Giangarra, Yonghao Chen, Franz Erich Marschner
-
Patent number: 8775150Abstract: A method and system are provided for automatically creating an implicit literal value in a user defined enumerated data type by inserting an additional literal value, scanning the HDL design files for broken interdependencies or potential incompatibilities with the implicitly defined literal value, and modifying the HDL design files to be in accordance with the implicitly defined literal value while maintaining the semantics of the VHDL language reference model.Type: GrantFiled: December 17, 2009Date of Patent: July 8, 2014Assignee: Cadence Design Systems, Inc.Inventors: Abhishek Kanungo, Phil Giangarra, Yonghao Chen, Franz Erich Marschner
-
Patent number: 8516422Abstract: A method for implementing a single file format for power-related information for an IC comprising: providing a circuit design in at least one design file in a non-transitory computer readable storage device; providing power-related design information in a file in the computer readable storage device that is separate from the at least one design file and that specifies multiple power domains within the circuit design, each power domain including one or more design object instances from within the circuit design and that specifies multiple power modes each power mode corresponding to a different combination of on/off states of the multiple specified power domains and that specifies isolation behavior relative to respective power domains; and using a computer to add power control circuitry to the circuit design that implements the power domains and power modes and isolation behavior specified in the power specification information.Type: GrantFiled: June 14, 2010Date of Patent: August 20, 2013Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Patent number: 8160860Abstract: Method, apparatus, and computer readable medium for simulating a logic design having power domains are described. In some examples, a switchable power domain of the power domains is identified, the switchable power domain having primary inputs and having a power state switchable between a power-on state and a power-off state. The logic design is traversed to analyze driver and load logic of each of the primary inputs to the switchable power domain to identify any pure pass-through nets each of which has no driver and no load logic in the switchable power domain.Type: GrantFiled: March 30, 2009Date of Patent: April 17, 2012Assignee: Cadence Design Systems, Inc.Inventor: Yonghao Chen
-
Patent number: 7992125Abstract: Method and system for simulating state retention of an RTL design are disclosed. The method includes receiving a netlist description of the circuit represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, identifying one or more power domains of the circuit using the netlist description and the power information specifications, associating the one or more power domains and the power information specifications in the RTL design environment, where the one or more power domains are controlled by a set of power control signals through a power manager logic, and simulating state retention behavior in response to variations in power applied to the power domain.Type: GrantFiled: September 16, 2009Date of Patent: August 2, 2011Assignee: Cadence Design Systems, Inc.Inventor: Yonghao Chen
-
Patent number: 7739629Abstract: A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.Type: GrantFiled: October 30, 2006Date of Patent: June 15, 2010Assignee: Cadence Design Systems, Inc.Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Publication number: 20100064271Abstract: Method and system for simulating state retention of an RTL design are disclosed. The method includes receiving a netlist description of the circuit represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, identifying one or more power domains of the circuit using the netlist description and the power information specifications, associating the one or more power domains and the power information specifications in the RTL design environment, where the one or more power domains are controlled by a set of power control signals through a power manager logic, and simulating state retention behavior in response to variations in power applied to the power domain.Type: ApplicationFiled: September 16, 2009Publication date: March 11, 2010Inventor: Yonghao CHEN
-
Patent number: 7610571Abstract: Method and system for simulating state retention of an RTL design are disclosed. The method includes receiving a netlist description of the circuit represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, identifying one or more power domains of the circuit using the netlist description and the power information specifications, associating the one or more power domains and the power information specifications in the RTL design environment, where the one or more power domains are controlled by a set of power control signals through a power manager logic, and simulating state retention behavior in response to variations in power applied to the power domain.Type: GrantFiled: July 18, 2006Date of Patent: October 27, 2009Assignee: Cadence Design Systems, Inc.Inventor: Yonghao Chen
-
Patent number: 7596769Abstract: Method and system for simulating isolation of a power domain are disclosed. The method includes receiving a netlist description of the circuit that is represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, associating the plurality of power domains and the power information specifications in the RTL design environment, where the plurality of power domains are controlled by a set of power control signals through a power manager logic, isolating a power domain among the plurality of power domains for simulation, and simulating isolation behavior of the power domain in response to variations in power applied to the power domain.Type: GrantFiled: July 18, 2006Date of Patent: September 29, 2009Assignee: Cadence Design Systems, Inc.Inventor: Yonghao Chen
-
Publication number: 20070245277Abstract: Method and system for simulating state retention of an RTL design are disclosed. The method includes receiving a netlist description of the circuit represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, identifying one or more power domains of the circuit using the netlist description and the power information specifications, associating the one or more power domains and the power information specifications in the RTL design environment, where the one or more power domains are controlled by a set of power control signals through a power manager logic, and simulating state retention behavior in response to variations in power applied to the power domain.Type: ApplicationFiled: July 18, 2006Publication date: October 18, 2007Inventor: Yonghao Chen
-
Publication number: 20070245285Abstract: A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.Type: ApplicationFiled: October 30, 2006Publication date: October 18, 2007Inventors: Qi Wang, Ankur Gupta, Pinhong Chen, Christina Chu, Manish Pandey, Huan-Chih Tsai, Sandeep Bhatia, Yonghao Chen, Steven Sharp, Vivek Chickermane, Patrick Gallagher
-
Publication number: 20070245278Abstract: Method and system for simulating isolation of a power domain are disclosed. The method includes receiving a netlist description of the circuit that is represented in a register-transfer-level (RTL) design environment, receiving power information specifications of the circuit, associating the plurality of power domains and the power information specifications in the RTL design environment, where the plurality of power domains are controlled by a set of power control signals through a power manager logic, isolating a power domain among the plurality of power domains for simulation, and simulating isolation behavior of the power domain in response to variations in power applied to the power domain.Type: ApplicationFiled: July 18, 2006Publication date: October 18, 2007Inventor: Yonghao Chen