Patents by Inventor Yoshiaki Hasegawa
Yoshiaki Hasegawa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8437376Abstract: A nitride semiconductor device includes a multilayer semiconductor structure made of a group III nitride semiconductor and having a light-emitting facet, and a first coating film formed to cover the light-emitting facet of the multilayer semiconductor structure. The first coating film is a crystalline film made of a nitride containing aluminum. The crystalline film is composed of a group of single domains, and the single domain is comprised of a group of grains whose crystal orientation planes have a same inclination angle and a same rotation angle. A length of a boundary between the domains per unit area is 7 ?m?1 or less.Type: GrantFiled: November 11, 2011Date of Patent: May 7, 2013Assignee: Panasonic CorporationInventors: Shinji Yoshida, Kenji Orita, Yoshiaki Hasegawa, Atsunori Mochida
-
Publication number: 20130024034Abstract: According to one embodiment, an electrical quantity adjusting apparatus connected to an electrical facility includes a memory unit that stores a target level which is a target electrical quantity, a presenting level deciding unit that decides a presenting level to an exterior, the presenting level being an electrical quantity relating to the electrical facility and corresponding to at least a part at the target level, a presenting level output unit that outputs the presenting level decided by the presenting level deciding unit to the exterior via a communication network, a presenting level receiving unit that receives a presenting level from the exterior via the communication network, and an adjusting unit that adjusts the electrical quantity relating to the electrical facility based on the target level, the presenting level decided by the presenting level deciding unit, and the presenting level received by the presenting level receiving unit.Type: ApplicationFiled: July 18, 2012Publication date: January 24, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yutaka IINO, Kyosuke Katayama, Yoshiaki Hasegawa
-
Publication number: 20120323507Abstract: According to one embodiment, an apparatus includes an first storage unit to store a value output by a communication unit, a second storage unit to store positional data indicating a place the modules, an third storage unit to store an output model indicating the relationship between a sunshine condition and an electrical output, a estimation unit to estimate a sunshine condition for each module based on the value and the output model, a forth storage unit to store the sunshine condition estimated, a correction unit to correct the sunshine condition, and a detection unit to calculate an expected electrical output for each module based on the corrected sunshine condition and the output model, and to detect a fault in the modules.Type: ApplicationFiled: August 24, 2012Publication date: December 20, 2012Inventors: Yoshiaki Hasegawa, Makoto Sato, Akihiro Suyama
-
Patent number: 8306085Abstract: The present invention is directed to a production method for a nitride compound semiconductor element including a substrate and a multilayer structure 40 supported by an upper face of the substrate. First, a wafer 1 to be split into individual substrates is provided. A plurality of semiconductor layers composing the multilayer structure 40 are grown on the wafer 1. By cleaving the wafer 1 and the semiconductor layers, a cleavage plane in the multilayer structure 40 is formed. In the present invention, a plurality of voids are arranged at positions in the multilayer structure at which a cleavage plane is to be formed. Thus, cleavage can be performed with a good yield.Type: GrantFiled: September 16, 2011Date of Patent: November 6, 2012Assignee: Panasonic CorporationInventors: Yoshiaki Hasegawa, Toshiya Yokogawa, Atsushi Yamada, Yoshiaki Matsuda
-
Publication number: 20120239322Abstract: There is provided an abnormality diagnosis device including: a storage storing power generation output data representing a current and a voltage of electrical power generated by each of the subsystems according to sampling time; a correcting unit configured to correct, for each of the subsystems, at least the current out of the current and the voltage in the power generation output data to a current corresponding to a standard insolation condition to generate corrected data including a corrected current and either one of a corrected voltage or the voltage in the power generation output data; a gradient estimating unit configured to produce, for each of the subsystems, an approximation graph of the corrected data and calculate a gradient of the approximation graph; and an abnormality diagnosing unit determining a subsystem for which the gradient satisfies a first threshold to be a subsystem including an abnormal module.Type: ApplicationFiled: February 28, 2012Publication date: September 20, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Makoto SATO, Yoshiaki Hasegawa
-
Patent number: 8231726Abstract: An object of the present invention is to obtain, with respect to a semiconductor light-emitting element using a group III nitride semiconductor substrate, a semiconductor light-emitting element having an excellent light extraction property by selecting a specific substrate dopant and controlling the concentration thereof. The semiconductor light-emitting element comprises a substrate composed of a group III nitride semiconductor comprising germanium (Ge) as a dopant, an n-type semiconductor layer composed of a group III nitride semiconductor formed on the substrate, an active layer composed of a group III nitride semiconductor formed on the n-type semiconductor layer, and a p-type semiconductor layer composed of a group III nitride semiconductor formed on the active layer in which the substrate has a germanium (Ge) concentration of 2×1017 to 2×1019 cm?3.Type: GrantFiled: January 19, 2007Date of Patent: July 31, 2012Assignee: Panasonic CorporationInventors: Hisashi Minemoto, Yasuo Kitaoka, Yasutoshi Kawaguchi, Yasuhito Takahashi, Yoshiaki Hasegawa
-
Patent number: 8222670Abstract: A semiconductor light-emitting device according to the present invention includes: a GaN substrate 1 containing an n-type impurity and being made of silicon carbide or a nitride semiconductor; a multilayer structure 10 provided on a main surface of the GaN substrate 1; a p-electrode 17 formed on the multilayer structure 10; a first n-electrode 18 substantially covering the entire rear surface of the GaN substrate 1; and a second n-electrode 20 provided on the first n-electrode 18 so as to expose at least a portion of the periphery of the first n-electrode 18.Type: GrantFiled: May 17, 2011Date of Patent: July 17, 2012Assignee: Panasonic CorporationInventors: Naomi Anzue, Gaku Sugahara, Yoshiaki Hasegawa, Akihiko Ishibashi, Toshiya Yokogawa
-
Patent number: 8194711Abstract: A nitride semiconductor laser device includes a multilayer structure including a plurality of nitride semiconductor layers including a light emitting layer, the multilayer structure having cavity facets facing each other, and a plurality of protective films made of a dielectric material provided on one of the cavity facets. The protective films include a first protective film, a second protective film and a third protective film. The first protective film contacts the cavity facet and is made of aluminum nitride. The second protective film is provided on a surface opposite to the cavity facet of the first protective film and is made of a material different from that of the first protective film. The third protective film is provided on a surface opposite to the first protective film of the second protective film and is made of the same material as that of the first protective film.Type: GrantFiled: May 22, 2009Date of Patent: June 5, 2012Assignee: Panasonic CorporationInventors: Yoshiaki Hasegawa, Atsunori Mochida
-
Publication number: 20120114004Abstract: A nitride semiconductor laser device includes a first semiconductor layer, an active layer, a second semiconductor layer having a ridge portion and a planar portion, a first electrode formed above the ridge portion, and a dielectric film formed on the side wall portion of the ridge portion. A region from a front end face to a predetermined position P is a region A. A region from the predetermined position P to the rear end face is a region B. A thickness of the part of the ridge portion exposed from the dielectric film in the region A is greater than a thickness of the part of the ridge portion exposed from the dielectric film in the region B, and the first electrode is in contact with the ridge portion at least in the region A.Type: ApplicationFiled: October 27, 2011Publication date: May 10, 2012Applicant: PANASONIC CORPORATIONInventors: Tomoya SATOH, Tomohiro YAMAZAKI, Yoshiaki HASEGAWA
-
Publication number: 20120057612Abstract: A nitride semiconductor device includes a multilayer semiconductor structure made of a group III nitride semiconductor and having a light-emitting facet, and a first coating film formed to cover the light-emitting facet of the multilayer semiconductor structure. The first coating film is a crystalline film made of a nitride containing aluminum. The crystalline film is composed of a group of single domains, and the single domain is comprised of a group of grains whose crystal orientation planes have a same inclination angle and a same rotation angle. A length of a boundary between the domains per unit area is 7 ?m?1 or less.Type: ApplicationFiled: November 11, 2011Publication date: March 8, 2012Applicant: Panasonic CorporationInventors: Shinji Yoshida, Kenji Orita, Yoshiaki Hasegawa, Atsunori Mochida
-
Patent number: 8130805Abstract: A semiconductor laser apparatus includes, on a substrate, a first-conductivity type layer, an active layer, a second-conductivity type layer having a ridge extending along an optical waveguide direction, and a current blocking layer formed on sides of the ridge. The ridge is disposed to separate the substrate into a first region having a first width, and a second region having a second width greater than the first width, in a direction perpendicular to the optical waveguide direction. The second-conductivity type layer has a shock attenuating portion having a height greater than or equal to that of the ridge, on sides of the ridge. In the second region, a trench extending from an upper surface of the shock attenuating portion, penetrating at least the active layer, and reaching the first-conductivity type layer, is formed along the optical waveguide direction.Type: GrantFiled: February 16, 2010Date of Patent: March 6, 2012Assignee: Panasonic CorporationInventors: Satoshi Murasawa, Toru Takayama, Yoshiaki Hasegawa
-
Patent number: 8093685Abstract: A nitride compound semiconductor element according to the present invention is a nitride compound semiconductor element including a substrate 1 having an upper face and a lower face and a semiconductor multilayer structure 40 supported by the upper face of the substrate 1, such that the substrate 1 and the semiconductor multilayer structure 40 have at least two cleavage planes. At least one cleavage inducing member 3 which is in contact with either one of the two cleavage planes is provided, and a size of the cleavage inducing member 3 along a direction parallel to the cleavage plane is smaller than a size of the upper face of the substrate 1 along the direction parallel to the cleavage plane.Type: GrantFiled: October 13, 2005Date of Patent: January 10, 2012Assignee: Panasonic CorporationInventors: Naomi Anzue, Toshiya Yokogawa, Yoshiaki Hasegawa
-
Publication number: 20120002693Abstract: The present invention is directed to a production method for a nitride compound semiconductor element including a substrate and a multilayer structure 40 supported by an upper face of the substrate. First, a wafer 1 to be split into individual substrates is provided. A plurality of semiconductor layers composing the multilayer structure 40 are grown on the wafer 1. By cleaving the wafer 1 and the semiconductor layers, a cleavage plane in the multilayer structure 40 is formed. In the present invention, a plurality of voids are arranged at positions in the multilayer structure at which a cleavage plane is to be formed. Thus, cleavage can be performed with a good yield.Type: ApplicationFiled: September 16, 2011Publication date: January 5, 2012Applicant: PANASONIC CORPORATIONInventors: Yoshiaki HASEGAWA, Toshiya YOKOGAWA, Atsushi YAMADA, Yoshiaki MATSUDA
-
Patent number: 8082006Abstract: A receiver of a wireless base station that uses a simple mode to detect a failure is provided, and an SW 201 switches whether an input port of the receiver 133 is to be connected with an antenna 114 or to be terminated. An LNA (a low noise amplifier) 205 amplifies an input signal with a low distortion. SWs 202 and 203 switch between a first path which runs through the LNA 205 and a second path 204 which does not run through the LNA 205. An AGC AMP, the gain of which is controlled such that the output thereof is constant, amplifies the signal with the controlled gain. A base station control section uses the SW 201 to terminate the input port of the receiver so that thermal noise is input to the LNA 205.Type: GrantFiled: December 19, 2005Date of Patent: December 20, 2011Assignee: Hitachi, Ltd.Inventors: Yoshiaki Hasegawa, Akihiro Saito, Tomoya Uchiike, Yoshihiro Kanomata
-
Publication number: 20110304025Abstract: A nitride compound semiconductor element according to the present invention is a nitride compound semiconductor element including a substrate 1 having an upper face and a lower face and a semiconductor multilayer structure 40 supported by the upper face of the substrate 1, such that the substrate 1 and the semiconductor multilayer structure 40 have at least two cleavage planes. At least one cleavage inducing member 3 which is in contact with either one of the two cleavage planes is provided, and a size of the cleavage inducing member 3 along a direction parallel to the cleavage plane is smaller than a size of the upper face of the substrate 1 along the direction parallel to the cleavage plane.Type: ApplicationFiled: August 19, 2011Publication date: December 15, 2011Applicant: PANASONIC CORPORATIONInventors: Naomi ANZUE, Toshiya YOKOGAWA, Yoshiaki HASEGAWA
-
Publication number: 20110292959Abstract: A semiconductor laser device includes a semiconductor laminated film including a ridge stripe portion. The semiconductor laminated film includes a first scribed level-different portion formed in a resonator surface which is an edge surface thereof intersecting the ridge stripe portion and a second scribed level-different portion formed in each side surface thereof extending in parallel to the ridge stripe portion, the first scribed level-difference portion is located between the second scribed level-different portion and the ridge stripe portion, a cross-sectional shape of the first scribe level-different portion taken along the resonator surface is polygonal, and one of angles of inclined parts which is located closer to an associated one of the ridge stripe portions is smaller than the other one of the angles located closer to an associated one of the second scribed portions, the inclined parts being sides of the polygonal shape.Type: ApplicationFiled: February 18, 2011Publication date: December 1, 2011Inventors: Toshitaka Shimamoto, Naoto Shimada, Kouji Makita, Yoshiaki Hasegawa
-
Patent number: 8039283Abstract: The present invention is directed to a production method for a nitride compound semiconductor element including a substrate and a multilayer structure 40 supported by an upper face of the substrate. First, a wafer 1 to be split into individual substrates is provided. A plurality of semiconductor layers composing the multilayer structure 40 are grown on the wafer 1. By cleaving the wafer 1 and the semiconductor layers, a cleavage plane in the multilayer structure 40 is formed. In the present invention, a plurality of voids are arranged at positions in the multilayer structure at which a cleavage plane is to be formed. Thus, cleavage can be performed with a good yield.Type: GrantFiled: December 20, 2006Date of Patent: October 18, 2011Assignee: Panasonic CorporationInventors: Yoshiaki Hasegawa, Toshiya Yokogawa, Atsushi Yamada, Yoshiaki Matsuda
-
Patent number: 8030677Abstract: A semiconductor light-emitting device according to the present invention includes: a GaN substrate 1 containing an n-type impurity and being made of silicon carbide or a nitride semiconductor; a multilayer structure 10 provided on a main surface of the GaN substrate 1; a p-electrode 17 formed on the multilayer structure 10; a first n-electrode 18 substantially covering the entire rear surface of the GaN substrate 1; and a second n-electrode 20 provided on the first n-electrode 18 so as to expose at least a portion of the periphery of the first n-electrode 18.Type: GrantFiled: July 13, 2007Date of Patent: October 4, 2011Assignee: Panasonic CorporationInventors: Naomi Anzue, Gaku Sugahara, Yoshiaki Hasegawa, Akihiko Ishibashi, Toshiya Yokogawa
-
Patent number: 8018134Abstract: A light source of the present invention includes: a semiconductor light emitting device which has a light emitting face and emits light from part of the light emitting face; a container which has a light transmitting window for transmitting the light and accommodates the semiconductor light emitting device; and a gettering portion for performing gettering of a material containing at least one of carbon and silicon. The gettering portion is positioned, in the container, in a region other than the part of the light emitting face of the semiconductor light emitting device.Type: GrantFiled: June 12, 2008Date of Patent: September 13, 2011Assignee: Panasonic CorporationInventors: Isao Kidoguchi, Yasuo Kitaoka, Hiroyoshi Yajima, Keiji Ito, Akihiko Ishibashi, Yoshiaki Hasegawa, Kiminori Mizuuchi
-
Publication number: 20110215340Abstract: A semiconductor light-emitting device according to the present invention includes: a GaN substrate 1 containing an n-type impurity and being made of silicon carbide or a nitride semiconductor; a multilayer structure 10 provided on a main surface of the GaN substrate 1; a p-electrode 17 formed on the multilayer structure 10; a first n-electrode 18 substantially covering the entire rear surface of the GaN substrate 1; and a second n-electrode 20 provided on the first n-electrode 18 so as to expose at least a portion of the periphery of the first n-electrode 18.Type: ApplicationFiled: May 17, 2011Publication date: September 8, 2011Inventors: Naomi Anzue, Gaku Sugahara, Yoshiaki Hasegawa, Akihiko Ishibashi, Toshiya Yokogawa