Patents by Inventor Yoshinori Haraguchi
Yoshinori Haraguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9030895Abstract: A random access memory includes a data signal line, a data-synchronization signal line for a data synchronization signal which provides a synchronization signal when data is transmitted to the data signal line, and a setting module. The setting module determines whether the data signal line is set to be a data signal line for common input/output use, a data signal line for output-only use, or a data signal line for input-only use, and further determines whether the data-synchronization signal line is set to be a data-synchronization signal line for common input/output use, a data-synchronization signal line for output-only use, or a data-synchronization signal line for input-only use.Type: GrantFiled: July 28, 2009Date of Patent: May 12, 2015Assignee: Micron Technology, Inc.Inventors: Seiji Miura, Yoshinori Haraguchi, Kazuhiko Abe, Shoji Kaneko, Akira Yabu
-
Publication number: 20150092490Abstract: The present invention has an object of providing a high-speed, low-cost, and user-friendly information processing system that can ensure scalability of memory capacity. The information processing system is configured to include an information processing device, a volatile memory, and a nonvolatile memory. By serially connecting the information processing device, the volatile memory, and the nonvolatile memory and reducing the number of connection signals, processing speed is increased while maintaining the scalability of memory capacity. When transferring data of the nonvolatile memory to the volatile memory, error correction is performed, thereby improving reliability. The information processing system including the plurality of chips is configured as an information-processing system module in which the chips are alternately stacked and arranged, and wired by a ball grid array (BGA) or by bonding between the chips.Type: ApplicationFiled: October 6, 2014Publication date: April 2, 2015Inventors: Seiji MIURA, Yoshinori HARAGUCHI, Kazuhiko ABE, Shoji KANEKO
-
Patent number: 8886893Abstract: The present invention has an object of providing a high-speed, low-cost, and user-friendly information processing system that can ensure scalability of memory capacity. The information processing system is configured to include an information processing device, a volatile memory, and a nonvolatile memory. By serially connecting the information processing device, the volatile memory, and the nonvolatile memory and reducing the number of connection signals, processing speed is increased while maintaining the scalability of memory capacity. When transferring data of the nonvolatile memory to the volatile memory, error correction is performed, thereby improving reliability. The information processing system including the plurality of chips is configured as an information-processing system module in which the chips are alternately stacked and arranged, and wired by a ball grid array (BGA) or by bonding between the chips.Type: GrantFiled: April 25, 2008Date of Patent: November 11, 2014Assignee: PS4 Luxco S.a.r.l.Inventors: Seiji Miura, Yoshinori Haraguchi, Kazuhiko Abe, Shoji Kaneko
-
Patent number: 8674720Abstract: A semiconductor device has a ZQ circuit (40) which generates impedance control information and an output buffer having an impedance controlled in response to the impedance control information. A plurality of control bits constituting the impedance control information are serially transferred from the ZQ circuit.Type: GrantFiled: July 10, 2012Date of Patent: March 18, 2014Inventor: Yoshinori Haraguchi
-
Patent number: 8581758Abstract: A semiconductor device includes a multiplexer and an output buffer. The multiplexer includes: n switches (n is an integer of 2 or greater) each including an input node receiving a different data signal and an output node coupled to an input node of the output buffer; and a plurality of switch control circuits each corresponding to a respective one of the n switches. Each of the plurality of switch control circuits turns on a corresponding one of the n switches based on a corresponding one of the signals each having a first cycle and a phase different by 1/n of the cycle from adjacent phases. When each of the plurality of switch control circuits detects that an input-side data signal of the corresponding one of the n switches appears at a corresponding output-side node, each of the plurality of switch control circuits turns off the corresponding switch.Type: GrantFiled: November 10, 2010Date of Patent: November 12, 2013Assignee: Elpida Memory, Inc.Inventors: Yuki Teramoto, Yoshinori Haraguchi
-
Publication number: 20130015880Abstract: A semiconductor device has a ZQ circuit (40) which generates impedance control information and an output buffer having an impedance controlled in response to the impedance control information. A plurality of control bits constituting the impedance control information are serially transferred from the ZQ circuit.Type: ApplicationFiled: July 10, 2012Publication date: January 17, 2013Applicant: Elpida Memory, Inc.Inventor: Yoshinori HARAGUCHI
-
Publication number: 20110115543Abstract: A semiconductor device includes a multiplexer and an output buffer. The multiplexer includes: n switches (n is an integer of 2 or greater) each including an input node receiving a different data signal and an output node coupled to an input node of the output buffer; and a plurality of switch control circuits each corresponding to a respective one of the n switches. Each of the plurality of switch control circuits turns on a corresponding one of the n switches based on a corresponding one of the signals each having a first cycle and a phase different by 1/n of the cycle from adjacent phases. When each of the plurality of switch control circuits detects that an input-side data signal of the corresponding one of the n switches appears at a corresponding output-side node, each of the plurality of switch control circuits turns off the corresponding switch.Type: ApplicationFiled: November 10, 2010Publication date: May 19, 2011Applicant: Elpida Memory, Inc.Inventors: Yuki Teramoto, Yoshinori Haraguchi
-
Patent number: 7864618Abstract: A semiconductor memory device includes a plurality of banks, each of which is constituted of a plurality of memory cell arrays that are aligned in series in the longitudinal direction, wherein each memory cell array includes a plurality of memory cells, and wherein memory cell arrays of banks are collectively aggregated into a plurality of blocks, each of which includes memory cell arrays aligned in the perpendicular direction, in connection with a plurality of DQ pads. DQ pads are arranged in proximity to blocks. Substantially the same distance is set between memory cells and DQ pads so as to reduce dispersions in access times with respect to all DQ pads, thus achieving high-speed access in the semiconductor memory device. The wiring region of IO lines is reduced in the center area of the chip.Type: GrantFiled: June 12, 2008Date of Patent: January 4, 2011Assignee: Elpida Memory, Inc.Inventors: Yoshiro Riho, Hayato Oishi, Yoshinori Haraguchi, Yoshinori Matsui
-
Patent number: 7796453Abstract: A semiconductor device includes a column decoder that generates a column selecting signal that selects any of a plurality of bit line pairs to which memory cells are connected according to a column address that is input; a bit line selecting switch that connects by the column selecting signal any of a plurality of bit line pairs and a data I/O line pair that outputs data that has been read from a memory cell to the outside; a data amplifier that amplifies a voltage differential of a data I/O line pair and outputs data that has been read to an output buffer; a data I/O line switch that is provided in the data I/O lines; an I/O line precharge circuit that precharges a data I/O line pair that is not on the side of the data amplifier; and an amplifier precharge circuit that precharges a data I/O line pair that is on the side of the data amplifier.Type: GrantFiled: June 24, 2008Date of Patent: September 14, 2010Assignee: Elpida Memory, Inc.Inventors: Yoshiro Riho, Hayato Oishi, Yoshinori Haraguchi, Yoshinori Matsui
-
Publication number: 20100131724Abstract: The present invention has an object of providing a high-speed, low-cost, and user-friendly information processing system that can ensure scalability of memory capacity. The information processing system is configured to include an information processing device, a volatile memory, and a nonvolatile memory. By serially connecting the information processing device, the volatile memory, and the nonvolatile memory and reducing the number of connection signals, processing speed is increased while maintaining the scalability of memory capacity. When transferring data of the nonvolatile memory to the volatile memory, error correction is performed, thereby improving reliability. The information processing system including the plurality of chips is configured as an information-processing system module in which the chips are alternately stacked and arranged, and wired by a ball grid array (BGA) or by bonding between the chips.Type: ApplicationFiled: April 25, 2008Publication date: May 27, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Seiji Miura, Yoshinori Haraguchi, Kazuhiko Abe, Shoji Kaneko
-
Publication number: 20100030954Abstract: A random access memory includes a data signal line, a data-synchronization signal line for a data synchronization signal which provides a synchronization signal when data is transmitted to the data signal line, and a setting module. The setting module determines whether the data signal line is set to be a data signal line for common input/output use, a data signal line for output-only use, or a data signal line for input-only use, and further determines whether the data-synchronization signal line is set to be a data-synchronization signal line for common input/output use, a data-synchronization signal line for output-only use, or a data-synchronization signal line for input-only use.Type: ApplicationFiled: July 28, 2009Publication date: February 4, 2010Applicant: ELPIDA MEMORY, INC.Inventors: Seiji MIURA, Yoshinori HARAGUCHI, Kazuhiko ABE, Shoji KANEKO, Akira YABU
-
Publication number: 20090003026Abstract: A semiconductor memory device includes a plurality of banks, each of which is constituted of a plurality of memory cell arrays that are aligned in series in the longitudinal direction, wherein each memory cell array includes a plurality of memory cells, and wherein memory cell arrays of banks are collectively aggregated into a plurality of blocks, each of which includes memory cell arrays aligned in the perpendicular direction, in connection with a plurality of DQ pads. DQ pads are arranged in proximity to blocks. Substantially the same distance is set between memory cells and DQ pads so as to reduce dispersions in access times with respect to all DQ pads, thus achieving high-speed access in the semiconductor memory device. The wiring region of IO lines is reduced in the center area of the chip.Type: ApplicationFiled: June 12, 2008Publication date: January 1, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Yoshiro Riho, Hayato Oishi, Yoshinori Haraguchi, Yoshinori Matsui
-
Publication number: 20090003107Abstract: A semiconductor device includes a column decoder that generates a column selecting signal that selects any of a plurality of bit line pairs to which memory cells are connected according to a column address that is input; a bit line selecting switch that connects by the column selecting signal any of a plurality of bit line pairs and a data I/O line pair that outputs data that has been read from a memory cell to the outside; a data amplifier that amplifies a voltage differential of a data I/O line pair and outputs data that has been read to an output buffer; a data I/O line switch that is provided in the data I/O lines; an I/O line precharge circuit that precharges a data I/O line pair that is not on the side of the data amplifier; and an amplifier precharge circuit that precharges a data I/O line pair that is on the side of the data amplifier.Type: ApplicationFiled: June 24, 2008Publication date: January 1, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Yoshiro Riho, Hayato Oishi, Yoshinori Haraguchi, Yoshinori Matsui
-
Publication number: 20070271409Abstract: A user-friendly data processing system apparatus which ensures the expandability of memory capacity and high speed processing with low cost is provided. The data processing system is composed of a data processing unit, a volatile memory and a nonvolatile memory. The data processing unit, the volatile memory and the nonvolatile memory are connected in series and by reducing the number of connection signals fast processing is realized while maintaining the memory capacity expandability. Upon transferring a data of the nonvolatile memory to the volatile memory, an error correction is executed, therefore, the reliability is improved. The data processing system composed of the plurality of memory chips is formed as a data processing system module in which the each chips are stacked and arranged, and wiring is formed by ball grid array (BGA) and bonding between the chips.Type: ApplicationFiled: May 15, 2007Publication date: November 22, 2007Inventors: Seiji Miura, Akira Yabu, Yoshinori Haraguchi
-
Patent number: 7280380Abstract: The positions of the main driver 10, the output pad 20 and the first buffer 61 and the second buffer 62 are changed from the central region 111 to the peripheral region 120, and the first control signal line 31 and the second control signal line 32 are elongated. The distance between the output pad 20 and the main driver 10 is maintained so that the resistance between the output pad 20 and the main driver 10 does not increase.Type: GrantFiled: December 14, 2005Date of Patent: October 9, 2007Assignee: Elpida Memory, Inc.Inventor: Yoshinori Haraguchi
-
Publication number: 20060133123Abstract: The positions of the main driver 10, the output pad 20 and the first buffer 61 and the second buffer 62 are changed from the central region 111 to the peripheral region 120, and the first control signal line 31 and the second control signal line 32 are elongated. The distance between the output pad 20 and the main driver 10 is maintained so that the resistance between the output pad 20 and the main driver 10 does not increase.Type: ApplicationFiled: December 14, 2005Publication date: June 22, 2006Inventor: Yoshinori Haraguchi
-
Patent number: 7023422Abstract: A simple structure is provided for a cell accommodating portion of a device, in which a cover of the device is closed whether the device is being used or unused, and a cell lid of the device is prevented from being disengaged from the device. In a structure for a cell accommodating portion of a device, a protrusion piece provided on a cell lid is positioned inside the cover thereof under a condition, where the cell lid for covering the cell accommodating portion of the device, which consists of a body and an openable and closeable cover, is engaged with the device when the cover is closed. As a result, the cell lid is prohibited from sliding on the device and is prevented from being disengaged from the device for as long as the cover is closed.Type: GrantFiled: January 16, 2003Date of Patent: April 4, 2006Assignee: Tanita CorporationInventor: Yoshinori Haraguchi
-
Publication number: 20030137488Abstract: There is provided a simple structure for a cell accommodating portion of a device, in which a cover of the device is closed when the device is being used as usual or when the device is unused and a cell lid of the device resists being disengaged from the device. In a structure for a cell accommodating portion of a device, a protrusion piece provided on a cell lid is in a position inside a cover thereof, under a condition where the cell lid for covering the cell accommodating portion of the device which consists of a body and an openable or closeable cover, is provided with the protrusion piece, the cell lid is engaged with the device, and the cover is closed. As a result, the cell lid is prohibited from sliding on the device and is prevented from being disengaged from the device as long as the cover is opened.Type: ApplicationFiled: January 16, 2003Publication date: July 24, 2003Applicant: TANITA CORPORATIONInventor: Yoshinori Haraguchi
-
Publication number: 20010051327Abstract: Disclosed is a device for supporting a training for prevention against incontinence of urine, comprising: an input unit; an indicator unit; a decision unit; and a display unit. The input unit enters the fact that a user is performing the training for prevention against incontinence of urine, and the indicator unit produces a timing indication for the training for prevention against incontinence of urine. Furthermore, the decision unit determines that the training for prevention against incontinence of urine is correctly performed on the basis of the input signal sent from the input unit, and the display unit performs displaying according to the result of decision made by the decision unit.Type: ApplicationFiled: May 10, 2001Publication date: December 13, 2001Applicant: TANITA CORPORATIONInventors: Tadashi Hatano, Kimio Sugaya, Yusuke Ito, Yoshinori Haraguchi
-
Patent number: 6034907Abstract: A semiconductor memory device has a device identification code to see whether or not a packet signal is addressed thereto, and a timing generator starts a control sequence for a data access in response to a hit signal representative of the consistency between the stored device identification code and an input device identification code incorporated in the packet signal, wherein a signal receiving circuit is shared between the packet signal and a test signal representative of instructions for burn-in test, and a logic gate is provided for directly generating the hit signal from an internal mode signal representative of the test mode so that the timing generator starts the control sequence in the burn-in test regardless of the consistency between the test signal and the stored device identification code.Type: GrantFiled: March 22, 1999Date of Patent: March 7, 2000Assignee: NEC CorporationInventor: Yoshinori Haraguchi