Patents by Inventor You SONG
You SONG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12148547Abstract: A method for developing an epoxy resin impregnated glass fiber Direct Current (DC) bushing, comprising: according to length parameters of each layer of capacitive screen or resistive screen designed depending on insulation requirements, selecting bushing design parameters, determining a winding machine program according to the bushing design parameters, and winding a core body according to the winding machine program, wherein during the core body winding process, the core body begins to be initially cured; after the core body is wound, curing the core body by an oven according to a preset oven temperature and duration; machining the cured core body according to a preset core body design drawing; after the inner wall of a flange is polished and cleaned and is heated and pretreated by the oven, injecting glue at the position of a glue injection hole of the flange for gluing the core body and the flange; sequentially assembling a collector ring, a hollow composite insulator, and a voltage-equalizing sealing coveType: GrantFiled: December 7, 2020Date of Patent: November 19, 2024Assignees: WUHAN NARI LIMITED LIABILITY COMPANY OF STATE GRID ELECTRIC POWER RESEARCH INSTITUTE, NARI GROUP CORPORATIONInventors: Jiangang Deng, Zhenbo Lan, Zhuolin Xu, You Song, Yu Nie, Lei Ke, Hao Zhan, Jun Fu, Qiang Sun, Yuefei Mao, Qian Ma, Qianwen Zhou, Kaikai Gu, Haoxin Li, Lei Shi, Yu Xu, Cheng Tang, Yakai Peng, Youyi Shi
-
Publication number: 20230343489Abstract: A method for developing an epoxy resin impregnated glass fiber Direct Current (DC) bushing, comprising: according to length parameters of each layer of capacitive screen or resistive screen designed depending on insulation requirements, selecting bushing design parameters, determining a winding machine program according to the bushing design parameters, and winding a core body according to the winding machine program, wherein during the core body winding process, the core body begins to be initially cured; after the core body is wound, curing the core body by an oven according to a preset oven temperature and duration; machining the cured core body according to a preset core body design drawing; after the inner wall of a flange is polished and cleaned and is heated and pretreated by the oven, injecting glue at the position of a glue injection hole of the flange for gluing the core body and the flange; sequentially assembling a collector ring, a hollow composite insulator, and a voltage-equalizing sealing coveType: ApplicationFiled: December 7, 2020Publication date: October 26, 2023Inventors: Jiangang DENG, Zhenbo LAN, Zhuolin XU, You SONG, Yu NIE, Lei KE, Hao ZHAN, Jun FU, Qiang SUN, Yuefei MAO, Qian MA, Qianwen ZHOU, Kaikai GU, Haoxin LI, Lei SHI, Yu XU, Cheng TANG, Yakai PENG, Youyi SHI
-
Patent number: 11289337Abstract: In a method of forming pattern, a target layer is formed on a semiconductor substrate, and pluralities of first spacers having cylindrical shapes protruding from the target layer are formed. A second spacer layer is formed to cover the first spacers, provide interstitial spaces between the first spacers, and provide second inner spaces within first inner spaces of the first spacers, respectively. The second spacer layer is etched to form first opening portions in which the second inner spaces and the interstitial spaces extend into the target layer.Type: GrantFiled: May 15, 2020Date of Patent: March 29, 2022Assignee: SK hynix Inc.Inventor: You Song Kim
-
Publication number: 20210104409Abstract: In a method of forming pattern, a target layer is formed on a semiconductor substrate, and pluralities of first spacers having cylindrical shapes protruding from the target layer are formed. A second spacer layer is formed to cover the first spacers, provide interstitial spaces between the first spacers, and provide second inner spaces within first inner spaces of the first spacers, respectively. The second spacer layer is etched to form first opening portions in which the second inner spaces and the interstitial spaces extend into the target layer.Type: ApplicationFiled: May 15, 2020Publication date: April 8, 2021Applicant: SK hynix Inc.Inventor: You Song KIM
-
Patent number: 10204913Abstract: A method for fabricating a semiconductor device includes: etching a semiconductor substrate and forming a plurality of bodies separated from one another by a plurality of trenches; forming a protective layer with open parts to expose both sidewalls of each of the bodies; forming buried bit lines in the bodies by silicidizing exposed portions of the bodies through the open parts; and forming a dielectric layer to gap-fill the trenches and define air gaps between adjacent buried bit lines.Type: GrantFiled: October 31, 2017Date of Patent: February 12, 2019Assignee: SK Hynix Inc.Inventors: You-Song Kim, Jin-Ki Jung
-
Publication number: 20180053770Abstract: A method for fabricating a semiconductor device includes: etching a semiconductor substrate and forming a plurality of bodies separated from one another by a plurality of trenches; forming a protective layer with open parts to expose both sidewalls of each of the bodies; forming buried bit lines in the bodies by silicidizing exposed portions of the bodies through the open parts; and forming a dielectric layer to gap-fill the trenches and define air gaps between adjacent buried bit lines.Type: ApplicationFiled: October 31, 2017Publication date: February 22, 2018Inventors: You-Song KIM, Jin-Ki JUNG
-
Patent number: 9837422Abstract: A method for fabricating a semiconductor device includes: etching a semiconductor substrate and forming a plurality of bodies separated from one another by a plurality of trenches; forming a protective layer with open parts to expose both sidewalls of each of the bodies; forming buried bit lines in the bodies by silicidizing exposed portions of the bodies through the open parts; and forming a dielectric layer to gap-fill the trenches and define air gaps between adjacent buried bit lines.Type: GrantFiled: June 10, 2016Date of Patent: December 5, 2017Assignee: SK Hynix Inc.Inventors: You-Song Kim, Jin-Ki Jung
-
Patent number: 9721795Abstract: A method of forming patterns includes forming pillars and first peripheral patterns on an underlying layer, forming a separation wall layer covering sidewalls of the pillars and the first peripheral patterns, forming blocking portions on the separation wall layer to fill first openings between the first peripheral patterns, forming a block copolymer layer filling gap regions between the pillars, annealing the block copolymer layer to form first domains and a second domain surrounding the first domains, removing the first domains and removing portions of the separation wall layer to form second openings, removing the second domain and the blocking portions, removing the pillars and the first peripheral patterns to form third openings and fourth openings, and patterning the underlying layer to form fifth openings that extend from the second and third openings and sixth openings that extend from the fourth openings.Type: GrantFiled: August 3, 2015Date of Patent: August 1, 2017Assignee: SK Hynix Inc.Inventors: Jong Cheon Park, You Song Kim, Sung Kwang Kim, Jung Hyung Lee
-
Patent number: 9699972Abstract: A novel strain of Pleurotus nebrodensis (Daewang No. 1, Accession No.: KACC93181P) and a method for cultivating it are provided. The novel strain of Pleurotus nebrodensis is different from the existing Pleurotus ferulae in shape and physiological characteristic, has an extra after-ripening period, can be grown at a low temperature of 22 to 25° C. and a low water content (RH) of 60 to 65%, can be cultivated in slightly acid environment of pH 5.5 to 6.5, can utilize bottle cultivation, and has a good shape not to be easily damaged in packaging. Thus, the novel strain of Pleurotus nebrodensis according to the present invention have good commercial value, are more resistant to environmental change, and can be mass produced by automation system and used for creating high value-added business in the food and agriculture industry.Type: GrantFiled: May 16, 2014Date of Patent: July 11, 2017Inventor: You Song Kim
-
Patent number: 9524870Abstract: A method of fabricating a semiconductor device includes forming line patterns over a first region of an etch target layer and a pre-pad pattern over second and third regions of the etch target layer; forming pillars over the line patterns and a sacrificial pad pattern over the pre-pad pattern; forming first spacers over sidewalls of the pillars such that the first spacers contact one another and form first pre-openings therebetween; removing the pillars to form second pre-openings; cutting the line patterns through the first and second pre-openings, and forming cut patterns; etching the pre-pad pattern using the sacrificial pad pattern as an etch mask, and forming a pad pattern; and etching the etch target layer using the cut patterns and the pad pattern as an etch mask, to define first patterns and a second pattern over the first region and the second region, respectively.Type: GrantFiled: June 17, 2015Date of Patent: December 20, 2016Assignee: SK Hynix Inc.Inventors: Chun-Soo Kang, You-Song Kim
-
Publication number: 20160355495Abstract: An organocatalytic kinetic resolution of racemic secondary nitroallylic alcohols via Michael/acetalization sequence to give fully substituted tetrahydropyranols is described. The process affords the products with high to excellent stereoselectivities. The highly enantioenriched, less reactive (S)-nitroallylic alcohols were isolated with good to high chemical yields. The synthetic application of the resolved substrate is shown toward the synthesis of enantioenriched (+)-(2S,3R)-3-amino-2-hydroxy-4-phenylbutyric acid.Type: ApplicationFiled: October 1, 2015Publication date: December 8, 2016Inventors: Kwunmin Chen, Ramani Gurubrahamam, You-Song Cheng
-
Publication number: 20160284710Abstract: A method for fabricating a semiconductor device includes: etching a semiconductor substrate and forming a plurality of bodies separated from one another by a plurality of trenches; forming a protective layer with open parts to expose both sidewalls of each of the bodies; forming buried bit lines in the bodies by silicidizing exposed portions of the bodies through the open parts; and forming a dielectric layer to gap-fill the trenches and define air gaps between adjacent buried bit lines.Type: ApplicationFiled: June 10, 2016Publication date: September 29, 2016Inventors: You-Song KIM, Jin-Ki JUNG
-
Publication number: 20160254153Abstract: A method of forming patterns includes forming pillars and first peripheral patterns on an underlying layer, forming a separation wall layer covering sidewalls of the pillars and the first peripheral patterns, forming blocking portions on the separation wall layer to fill first openings between the first peripheral patterns, forming a block copolymer layer filling gap regions between the pillars, annealing the block copolymer layer to form first domains and a second domain surrounding the first domains, removing the first domains and removing portions of the separation wall layer to form second openings, removing the second domain and the blocking portions, removing the pillars and the first peripheral patterns to form third openings and fourth openings, and patterning the underlying layer to form fifth openings that extend from the second and third openings and sixth openings that extend from the fourth openings.Type: ApplicationFiled: August 3, 2015Publication date: September 1, 2016Inventors: Jong Cheon PARK, You Song KIM, Sung Kwang KIM, Jung Hyung LEE
-
Publication number: 20160196982Abstract: A method of fabricating a semiconductor device includes forming line patterns over a first region of an etch target layer and a pre-pad pattern over second and third regions of the etch target layer; forming pillars over the line patterns and a sacrificial pad pattern over the pre-pad pattern; forming first spacers over sidewalls of the pillars such that the first spacers contact one another and form first pre-openings therebetween; removing the pillars to form second pre-openings; cutting the line patterns through the first and second pre-openings, and forming cut patterns; etching the pre-pad pattern using the sacrificial pad pattern as an etch mask, and forming a pad pattern; and etching the etch target layer using the cut patterns and the pad pattern as an etch mask, to define first patterns and a second pattern over the first region and the second region, respectively.Type: ApplicationFiled: June 17, 2015Publication date: July 7, 2016Inventors: Chun-Soo KANG, You-Song KIM
-
Patent number: 9351445Abstract: A novel strain of Pleurotus nebrodensis (Daewang No. 1, Accession No.: KACC93181P) and a method for cultivating it are provided. The novel strain of Pleurotus nebrodensis is different from the existing Pleurotus ferulae in shape and physiological characteristic, has an extra after-ripening period, can be grown at a low temperature of 22 to 25° C. and a low water content (RH) of 60 to 65%, can be cultivated in slightly acid environment of pH 5.5 to 6.5, can utilize bottle cultivation, and has a good shape not to be easily damaged in packaging. Thus, the novel strain of Pleurotus nebrodensis according to the present invention have good commercial value, are more resistant to environmental change, and can be mass produced by automation system.Type: GrantFiled: May 16, 2014Date of Patent: May 31, 2016Inventor: You Song Kim
-
Publication number: 20140338257Abstract: A novel strain of Pleurotus nebrodensis (Daewang No. 1, Accession No.: KACC93181P) and a method for cultivating it are provided. The novel strain of Pleurotus nebrodensis is different from the existing Pleurotus ferulae in shape and physiological characteristic, has an extra after-ripening period, can be grown at a low temperature of 22 to 25° C. and a low water content (RH) of 60 to 650, can be cultivated in slightly acid environment of pH 5.5 to 6.5, can utilize bottle cultivation, and has a good shape not to be easily damaged in packaging. Thus, the novel strain of Pleurotus nebrodensis according to the present invention have good commercial value, are more resistant to environmental change, and can be mass produced by automation system.Type: ApplicationFiled: May 16, 2014Publication date: November 20, 2014Inventor: You Song Kim
-
Publication number: 20140345003Abstract: A novel strain of Pleurotus nebrodensis (Daewang No. 1, Accession No.: KACC93181P) and a method for cultivating it are provided. The novel strain of Pleurotus nebrodensis is different from the existing Pleurotus ferulae in shape and physiological characteristic, has an extra after-ripening period, can be grown at a low temperature of 22 to 25° C. and a low water content (RH) of 60 to 650, can be cultivated in slightly acid environment of pH 5.5 to 6.5, can utilize bottle cultivation, and has a good shape not to be easily damaged in packaging. Thus, the novel strain of Pleurotus nebrodensis according to the present invention have good commercial value, are more resistant to environmental change, and can be mass produced by automation system and used for creating high value-added business in the food and agriculture industry.Type: ApplicationFiled: May 16, 2014Publication date: November 20, 2014Inventor: You Song Kim
-
Patent number: 8852761Abstract: Provided is a magnetic anisotropy multilayer including a plurality of CoFeSiB/Pt layers used in a magnetic random access memory. The magnetic anisotropy multilayer includes a first Pt/CoFeSiB layer, and a second Pt/CoFeSiB layer formed on the first Pt/CoFeSiB layer.Type: GrantFiled: April 29, 2013Date of Patent: October 7, 2014Assignee: Korea University FoundationInventors: Young Keun Kim, You-Song Kim, Byong-Sun Chun, Seung-Youb Han, Jang-Roh Rhee
-
Patent number: 8742548Abstract: A method for fabricating a semiconductor device includes forming a plurality of first trenches by etching a substrate, forming first spacers covering both sidewalls of each of the first trenches, forming a plurality of second trenches by etching a bottom of each of the first trenches, forming second spacers covering both sidewalls of each of the second trenches, forming a plurality of third trenches by etching a bottom of each of the second trenches, forming an insulation layer covering exposed surfaces of the plurality of the substrate, and forming a contact which exposes one sidewall of each of the second trenches by selectively removing the second spacers.Type: GrantFiled: December 29, 2010Date of Patent: June 3, 2014Assignee: Hynix Semiconductor Inc.Inventor: You-Song Kim
-
Patent number: 8557337Abstract: Provided are magnetic core-ceramic shell (e.g., magnetite (Fe3O4) core-calcium phosphate (Ca3(PO4)2) shell) nanocrystals with high crystallization degree, uniform size, and high chemical stability and a method for synthesizing the same. A core-shell structure is synthesized in a process of forming magnetite seeds corresponding to cores by the reduction of magnetite precursors and then, sequentially, coating the magnetite with Ca3(PO4)2 by the reduction of Ca3(PO4)2 precursors.Type: GrantFiled: January 4, 2008Date of Patent: October 15, 2013Assignee: Korea University FoundationInventors: Young Keun Kim, Hong Ling Liu, Jun Hua Wu, Ji Hyun Min, You Song Kim