Patents by Inventor Yu-Chang Chien
Yu-Chang Chien has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10163834Abstract: A chip package structure includes a chip, an encapsulant, a dielectric layer and a patterned circuit layer. The chip includes an active surface and a plurality of pads disposed on the active surface. The encapsulant encapsulates the chip and exposes active surface, wherein the encapsulant includes a concave surface and a back surface opposite to the concave surface, the concave surface exposes the active surface and is dented toward the back surface. The dielectric layer covers the concave surface and the active surface and includes a plurality of openings exposing the pads, wherein the opening includes a slanted side surface and the angle between the slanted side surface and the active surface is an acute angle. The patterned circuit layer is disposed on the dielectric layer and electrically connected to the pads through the openings.Type: GrantFiled: May 22, 2017Date of Patent: December 25, 2018Assignee: Powertech Technology Inc.Inventors: Li-Chih Fang, Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Publication number: 20180350708Abstract: A package structure includes a redistribution structure, a die, an insulation encapsulation, a protection layer, and a plurality of conductive terminals. The redistribution structure has a first surface and a second surface opposite to the first surface. The die is electrically connected to the redistribution structure. The die has an active surface, a rear surface opposite to the active surface, and lateral sides between the active surface and the rear surface. The insulation encapsulation encapsulates lateral sides of the die and the first surface of the redistribution structure. The protection layer is disposed on the rear surface of the die and the insulation encapsulation. The conductive terminals are formed on the second surface of the redistribution structure.Type: ApplicationFiled: June 6, 2017Publication date: December 6, 2018Applicant: Powertech Technology Inc.Inventors: Shang-Yu Chang Chien, Hung-Hsin Hsu, Nan-Chun Lin
-
Patent number: 10141276Abstract: A semiconductor package structure and a manufacturing method thereof are provided. The semiconductor package structure includes a redistribution structure, at least one package structure and a second encapsulant. The redistribution structure has a first surface and a second surface opposite to the first surface. The package structure is over the first surface and includes at least one die, a first encapsulant, a redistribution layer, and a plurality of second conductive terminals. The die has a plurality of first conductive terminals thereon. The first encapsulant encapsulates the die and exposes at least part of the first conductive terminals. The redistribution layer is over the first encapsulant and is electrically connected to the first conductive terminals. The second conductive terminals are electrically connected between the redistribution layer and the redistribution structure. The second encapsulant, encapsulates the package structure and exposes at least part of the second conductive terminals.Type: GrantFiled: May 19, 2017Date of Patent: November 27, 2018Assignee: Powertech Technology Inc.Inventors: Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Publication number: 20180301418Abstract: A package structure includes a first redistribution structure, a chip, an insulation encapsulation and a protection layer. The first redistribution structure has a first surface and a second surface opposite to the first surface. The chip is disposed on the first surface of the first redistribution structure and has an active surface and a rear surface opposite to the active surface. The insulation encapsulation encapsulates the chip and the first surface of the first redistribution structure. The protection layer is directly disposed on the rear surface of the chip.Type: ApplicationFiled: September 27, 2017Publication date: October 18, 2018Applicant: Powertech Technology Inc.Inventors: Shang-Yu Chang Chien, Hung-Hsin Hsu, Nan-Chun Lin
-
Publication number: 20180301352Abstract: A chip packaging method includes forming a first redistribution layer and a first dielectric layer on a first temporary carrier to generate a plurality of first conductive interfaces close to the first temporary carrier, each pair of neighboring first conductive interfaces having a first pitch; forming a second dielectric layer on a first portion of the first redistribution layer and the first dielectric layer so as to cover the first portion of the first redistribution layer and expose a second portion; and forming a second redistribution layer and a third dielectric layer over the second dielectric layer to generate a plurality of second conductive interfaces. A circuitry being formed by at least the first redistribution layer and the second redistribution layer and each pair of neighboring second conductive interfaces has a second pitch larger than the first pitch.Type: ApplicationFiled: May 24, 2017Publication date: October 18, 2018Inventors: Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Patent number: 10079218Abstract: A conductive layer is formed on a first surface of a first carrier. The redistribution layer is formed on the conductive layer. Then an open-test is performed to the redistribution layer. Since the conductive layer and the redistribution layer constitute a closed loop, a load should be presented during the open-test if the redistribution layer is formed correctly. After the open-test is performed, the first carrier and the conductive layer are removed. Then a short-test is performed to the redistribution layer. No load is presented during the short-test if the redistribution layer is formed correctly since the redistribution layer constitutes an open loop. Therefore, whether the redistribution layer has flaws can be determined before the dies are boned on the redistribution layer. Thus, no waste of the good die occurs because of the flawed redistribution layer.Type: GrantFiled: June 12, 2017Date of Patent: September 18, 2018Assignee: POWERTECH TECHNOLOGY INC.Inventors: Han-Wen Lin, Hung-Hsin Hsu, Shang-Yu Chang-Chien, Nan-Chun Lin
-
Publication number: 20180204822Abstract: A package structure includes a first redistribution layer, a second redistribution layer, a die, a plurality of conductive pillars and a die-stacked structure. The first redistribution layer has a first surface and a second surface opposite to the first surface. The second redistribution layer is disposed above the first surface. The die is disposed between the first redistribution layer and the second redistribution layer and has an active surface and a rear surface opposite to the active surface. The active surface is adhered to the first surface, and the die is electrically connected to the first redistribution layer. The conductive pillars are disposed and electrically connected between the first redistribution layer and the second redistribution layer. The die-stacked structure is bonded on the second redistribution layer.Type: ApplicationFiled: January 15, 2018Publication date: July 19, 2018Applicant: Powertech Technology Inc.Inventors: Han-Wen Lin, Hung-Hsin Hsu, Shang-Yu Chang Chien, Nan-Chun Lin
-
Patent number: 10002848Abstract: A conductive layer is formed on the first zone of a carrier. The redistribution layer is formed on the conductive layer on the first zone and the second zone of the carrier. Then an open-test and a short-test are performed to the redistribution layer. Since the conductive layer and the parts of the redistribution layer formed on the conductive layer constitute a closed loop, a load is presented if the redistribution layer is formed correctly. In addition, no load is presented if the redistribution layer is formed correctly since the parts of the redistribution layer formed on the second zone of the carrier constitute an open loop. Therefore, whether the redistribution layer is flawed or not is determined before the dies are boned on the redistribution layer. Thus, no waste of the good die is occurred because of the flawed redistribution layer.Type: GrantFiled: June 12, 2017Date of Patent: June 19, 2018Assignee: POWERTECH TECHNOLOGY INC.Inventors: Han-Wen Lin, Hung-Hsin Hsu, Shang-Yu Chang-Chien, Nan-Chun Lin
-
Publication number: 20180076179Abstract: A stacked-type chip package structure includes a first chip, first terminals, a first redistribution layer, a first encapsulant, a second chip, second terminals, a second redistribution layer and through pillars. Each first chip includes a first active surface and first pads located on the first active surface. The first terminals are disposed on the first pads. The first redistribution layer is electrically connected to the first chip. The first encapsulant encapsulates the first chip and exposes top surfaces of the first terminals. The second chip is disposed over the first encapsulant. The second chip includes a second active surface and second pads located on the second active surface. The second terminals are disposed on the second pads. The second redistribution layer is electrically connected to the second chip. The through pillars electrically connect the first redistribution layer and the second redistribution layer.Type: ApplicationFiled: July 3, 2017Publication date: March 15, 2018Applicant: Powertech Technology Inc.Inventors: Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Publication number: 20180076158Abstract: A chip package structure includes a chip, an encapsulant, a dielectric layer and a patterned circuit layer. The chip includes an active surface and a plurality of pads disposed on the active surface. The encapsulant encapsulates the chip and exposes active surface, wherein the encapsulant includes a concave surface and a back surface opposite to the concave surface, the concave surface exposes the active surface and is dented toward the back surface. The dielectric layer covers the concave surface and the active surface and includes a plurality of openings exposing the pads, wherein the opening includes a slanted side surface and the angle between the slanted side surface and the active surface is an acute angle. The patterned circuit layer is disposed on the dielectric layer and electrically connected to the pads through the openings.Type: ApplicationFiled: May 22, 2017Publication date: March 15, 2018Applicant: Powertech Technology Inc.Inventors: Li-Chih Fang, Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Publication number: 20180076157Abstract: A semiconductor package structure and a manufacturing method thereof are provided. The semiconductor package structure includes a redistribution structure, at least one package structure and a second encapsulant. The redistribution structure has a first surface and a second surface opposite to the first surface. The package structure is over the first surface and includes at least one die, a first encapsulant, a redistribution layer, and a plurality of second conductive terminals. The die has a plurality of first conductive terminals thereon. The first encapsulant encapsulates the die and exposes at least part of the first conductive terminals. The redistribution layer is over the first encapsulant and is electrically connected to the first conductive terminals. The second conductive terminals are electrically connected between the redistribution layer and the redistribution structure. The second encapsulant, encapsulates the package structure and exposes at least part of the second conductive terminals.Type: ApplicationFiled: May 19, 2017Publication date: March 15, 2018Applicant: Powertech Technology Inc.Inventors: Hung-Hsin Hsu, Nan-Chun Lin, Shang-Yu Chang Chien
-
Patent number: 9896562Abstract: An embodiment of this invention discloses a method for producing a network texture and the method comprises the steps of: formation of a porous structure as a template (matrix); formation of two coherent, independent, and separated robust continuous network structures within the matrix by using the matrix as the template; softening or removing the matrix to shift the two continuous network structures, leading to a novel network texture comprising two incoherent continuous network structures.Type: GrantFiled: July 25, 2016Date of Patent: February 20, 2018Assignee: NATIONAL TSING HUA UNIVERSITYInventors: Rong-Ming Ho, Han-Yu Hsueh, Yu-Chueh Hung, Yi-Chun Ling, Hsiao-Fang Wang, Lung-Yu Chang Chien
-
Publication number: 20160333163Abstract: An embodiment of this invention discloses a method for producing a network texture and the method comprises the steps of: formation of a porous structure as a template (matrix); formation of two coherent, independent, and separated robust continuous network structures within the matrix by using the matrix as the template; softening or removing the matrix to shift the two continuous network structures, leading to a novel network texture comprising two incoherent continuous network structures.Type: ApplicationFiled: July 25, 2016Publication date: November 17, 2016Inventors: Rong-Ming Ho, Han-Yu Hsueh, Yu-Chueh Hung, Yi-Chun Ling, Hsiao-Fang Wang, Lung-Yu Chang Chien
-
Patent number: 9428626Abstract: An embodiment of this invention discloses a method for producing a network texture and the method comprises the steps of: formation of a porous structure as a template (matrix); formation of two coherent, independent, and separated robust continuous network structures within the matrix by using the matrix as the template; softening or removing the matrix to shift the two continuous network structures, leading to a novel network texture comprising two incoherent continuous network structures.Type: GrantFiled: May 27, 2014Date of Patent: August 30, 2016Assignee: NATIONAL TSING HUA UNIVERSITYInventors: Rong-Ming Ho, Han-Yu Hsueh, Yu-Chueh Hung, Yi-Chun Ling, Hsiao-Fang Wang, Lung-Yu Chang Chien
-
Patent number: 9401463Abstract: An optoelectronic package includes an optoelectronic chip, a transparent protection layer and a plurality of pads. The optoelectronic chip has an upper surface and an active area defined on the upper surface. The transparent protection layer is connected to the optoelectronic chip and covers the upper surface. The transparent protection layer touches and is entirely attached to the active area. The pads are electrically connected to the optoelectronic chip.Type: GrantFiled: June 4, 2015Date of Patent: July 26, 2016Inventors: En-Min Jow, Chi-Jang Lo, Nan-Chun Lin Lin, Shang Yu Chang Chien
-
Patent number: 9380954Abstract: A method for physiological signal analysis and its system and a computer program product storing a physiological signal analysis program are provided. Physiological signals of a subject are collected for a user to provide a detection opinion for the physiological signals in order to generate syndrome recognition parameters and syndrome weight parameters such that the collected physiological signals are analyzed and determined. The invention performs detection determination by means of combining the physiological signals of the subject and referencing to an analysis opinion from the user. Therefore, an output detection result may be believed by both doctors and patients with effectively improved accuracy of analysis result to improve the efficiency of the user in diagnosis and treatment.Type: GrantFiled: March 9, 2015Date of Patent: July 5, 2016Assignee: NATIONAL CHENG KUNG UNIVERSITYInventors: Shuenn-Yuh Lee, Shih-Yu Chang Chien
-
Publication number: 20150359450Abstract: A method for physiological signal analysis and its system and a computer program product storing a physiological signal analysis program are provided. Physiological signals of a subject are collected for a user to provide a detection opinion for the physiological signals in order to generate syndrome recognition parameters and syndrome weight parameters such that the collected physiological signals are analyzed and determined. The invention performs detection determination by means of combining the physiological signals of the subject and referencing to an analysis opinion from the user. Therefore, an output detection result may be believed by both doctors and patients with effectively improved accuracy of analysis result to improve the efficiency of the user in diagnosis and treatment.Type: ApplicationFiled: March 9, 2015Publication date: December 17, 2015Inventors: Shuenn-Yuh Lee, Shih-Yu Chang Chien
-
Publication number: 20150322227Abstract: An embodiment of this invention discloses a method for producing a network texture and the method comprises the steps of: formation of a porous structure as a template (matrix); formation of two symmetry, independent, and separated robust continuous network structures within the matrix by using the matrix as the template; softening or removing the matrix to shift the two continuous network structures, leading to a novel network texture comprising two asymmetrical continuous network structures.Type: ApplicationFiled: May 27, 2014Publication date: November 12, 2015Applicant: National Tsing Hua UniversityInventors: Rong-Ming Ho, Han-Yu Hsueh, Yu-Chueh Hung, Yi-Chun Ling, Hsiao-Fang Wang, Lung-Yu Chang Chien
-
Publication number: 20150270457Abstract: An optoelectronic package includes an optoelectronic chip, a transparent protection layer and a plurality of pads. The optoelectronic chip has an upper surface and an active area defined on the upper surface. The transparent protection layer is connected to the optoelectronic chip and covers the upper surface. The transparent protection layer touches and is entirely attached to the active area. The pads are electrically connected to the optoelectronic chip.Type: ApplicationFiled: June 4, 2015Publication date: September 24, 2015Inventors: EN-MIN JOW, CHI-JANG LO, NAN-CHUN LIN LIN, SHANG YU CHANG CHIEN
-
Patent number: 9082943Abstract: An optoelectronic package includes an optoelectronic chip, a transparent protection layer and a plurality of pads. The optoelectronic chip has an upper surface and an active area defined on the upper surface. The transparent protection layer is connected to the optoelectronic chip and covers the upper surface. The transparent protection layer touches and is entirely attached to the active area. The pads are electrically connected to the optoelectronic chip.Type: GrantFiled: December 27, 2013Date of Patent: July 14, 2015Assignee: APTOS TECHNOLOGY INC.Inventors: En-Min Jow, Chi-Jang Lo, Nan-Chun Lin, Shang Yu Chang Chien