Patents by Inventor Yuan-Chang Huang
Yuan-Chang Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040171207Abstract: A method is provided for turning off MOS transistors through an anti-code (type) LDD implant without the need for high energy implant that causes poly damage. The method also negates any deleterious effects due to the variations in the thickness of the poly gate. The anti-code LDD implant can be performed vertically, or at a tilt angle, or in a combination of vertical and tilt angle. The method can be made part of a Flash-ROM process that is applicable to both polycide and silicide processes.Type: ApplicationFiled: March 12, 2004Publication date: September 2, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Shu-Ying Cho, Chien-Chung Wang, Chien-Ming Chung, Yuan-Chang Huang
-
Patent number: 6734085Abstract: A method is provided for turning off MOS transistors through an anti-code (type) LDD implant without the need for high energy implant that causes poly damage. The method also negates any deleterious effects due to the variations in the thickness of the poly gate. The anti-code LDD implant can be performed vertically, or at a tilt angle, or in a combination of vertical and tilt angle. The method can be made part of a Flash-ROM process that is applicable to both polycide and silicide processes.Type: GrantFiled: December 2, 2002Date of Patent: May 11, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Shu-Ying Cho, Chien-Chung Wang, Chien-Ming Chung, Yuan-Chang Huang
-
Patent number: 6727155Abstract: A method forming sidewall spacers on a semiconductor substrate without using the conventional plasma etching method is disclosed. In the method, a semiconductor substrate that has a gate structure formed on a top surface is first provided, followed by the deposition of a dielectric material layer on top of the semiconductor substrate. The substrate is then rotated to a rotational speed of at least 50 rpm, and an acid vapor is flown onto the substrate until the sidewall spacers are formed. The dielectric material layer for forming the sidewall spacers may be SiO2, SiON or Si3N4. The acid vapor utilized may be formed from an acid of HF, H3PO4, H2SO4 or HCl. In a preferred embodiment, the semiconductor substrate may be rotated to a rotational speed between about 100 rpm and about 150 rpm for a time period between about 10 sec. and about 20 sec.Type: GrantFiled: December 18, 2002Date of Patent: April 27, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jiunn-Der Yang, Chaucer Chnug, Yuan-Chang Huang
-
Patent number: 6656772Abstract: A method for bonding inner leads of a film substrate such as TAB or COF to bond pads of an IC die without bumps and the structure formed by the method are described. In the method, a base film is first provided which has a plurality of inner leads formed of a trapezoidal cross-section for self-aligning to a plurality of openings in a tapered shape on top of bond pads on the IC die. The inner leads have a larger thickness than the thickness of the opening over the bond pad to afford an intimate contact between the inner leads and the bond pads during a bonding process in a thermal bonder under heat and pressure, or optionally, under heat, pressure and vibration.Type: GrantFiled: November 23, 2001Date of Patent: December 2, 2003Assignee: Industrial Technology Research InstituteInventor: Yuan-Chang Huang
-
Publication number: 20030127972Abstract: A dual-panel active matrix organic electroluminescent display comprises an organic electroluminescent display panel, an active matrix panel, and a conducting and adhesive material between these two panels. The organic electroluminescent display panel and the active matrix panel are fabricated separately and then adhered and bonded together. Therefore, the layout portion of a polycrystalline-silicon TFT can be increased. If a heat and pressure adhering method is used to bond the two panels, a transparent light-conducting region is not required for the pixels on the active matrix panel. If a UV light exposure adhering method is used, only a small transparent region is reserved for UV light curing. As a result, the lighting area of the organic electroluminescent display is almost 100%.Type: ApplicationFiled: January 5, 2002Publication date: July 10, 2003Inventors: Cheng-Xian Han, Heng-Long Yang, Feng-Yu Chuang, Yung-Hui Yeh, Yuan-Chang Huang
-
Publication number: 20030098513Abstract: A method for bonding inner leads of a film substrate such as TAB or COF to bond pads of an IC die without bumps and the structure formed by the method are described. In the method, a base film is first provided which has a plurality of inner leads formed of a trapezoidal cross-section for self-aligning to a plurality of openings in a tapered shape on top of bond pads on the IC die. The inner leads have a larger thickness than the thickness of the opening over the bond pad to afford an intimate contact between the inner leads and the bond pads during a bonding process in a thermal bonder under heat and pressure, or optionally, under heat, pressure and vibration.Type: ApplicationFiled: November 23, 2001Publication date: May 29, 2003Applicant: Industrial Technology Research InstituteInventor: Yuan-Chang Huang
-
Patent number: 6501525Abstract: A method for simultaneously forming a flat display panel and bonding to a printed circuit board is disclosed in which a silicon wafer is first supplied and then coated with an alignment layer, a multiplicity of spacers are then mounted to the wafer before it is severed into a multiplicity of dies. A frame seal is then applied to the periphery of the die, while a multiplicity of metal leads is formed on the die for electrical communication with a multiplicity of thin film transistors. A glass plate is then assembled to the silicon substrate by the frame seal, while simultaneously bonded to a printed circuit board in a bonder apparatus under pressure by utilizing a conductive material such as silver paste, an anisotropic conductive film or an isotropic conductive adhesive.Type: GrantFiled: December 8, 2000Date of Patent: December 31, 2002Assignee: Industrial Technology Research InstituteInventors: Yuan-Chang Huang, Tai-Hong Chen
-
Publication number: 20020139475Abstract: An apparatus and a method for etching a plurality of glass panels are disclosed. The apparatus is constructed by mounting a panel holder in an etch tank equipped with a rotating means for rotating the panel holder during the etching process. The panel holder is adapted for receiving a plurality of glass and mounting the panels in a vertical position with at least two edges of the panels mounted in a plurality of tracks for protecting conductive elements formed on the edges of the panels and also for holding the panels securely during the rotation of the panel holder. The method for etching the panels can be carried about at a rotational speed between about 5 rpm and about 60 rpm in an etchant solution of a diluted acid such as HF having a concentration of at least 5 vol. %. A suitable immersing time for the plurality of glass panels in the diluted etchant for producing panels of smaller thicknesses is at least 3 min.Type: ApplicationFiled: March 30, 2001Publication date: October 3, 2002Applicant: Industrial Technology Research InstituteInventors: Tai-Hung Chen, Yuan-Chang Huang
-
Publication number: 20020071085Abstract: A method for simultaneously forming a flat display panel and bonding to a printed circuit board is disclosed in which a silicon wafer is first supplied and then coated with an alignment layer, a multiplicity of spacers are then mounted to the wafer before it is severed into a multiplicity of dies. A frame seal is then applied to the periphery of the die, while a multiplicity of metal leads is formed on the die for electrical communication with a multiplicity of thin film transistors. A glass plate is then assembled to the silicon substrate by the frame seal, while simultaneously bonded to a printed circuit board in a bonder apparatus under pressure by utilizing a conductive material such as silver paste, an anisotropic conductive film or an isotropic conductive adhesive.Type: ApplicationFiled: December 8, 2000Publication date: June 13, 2002Applicant: Industrial Technology Research InstituteInventors: Yuan-Chang Huang, Tai-Hong Chen
-
Patent number: 6242312Abstract: A process for forming a low resistance, titanium silicide layer, for use as a component of a narrow width, polycide gate structure, has been developed. The process features a combination of ion implantation procedures, performed prior to, and after, titanium deposition. The combination of ion implantation procedures restricts excessive movement of silicon, from a polysilicon gate structure, as well as from a source/drain region, into the forming titanium silicide layer, during subsequent anneal cycles used to form the titanium silicide layer. The ability to limit the amount of silicon, in the titanium silicide layer, allows a low resistance, titanium silicide layer to be used for polycide gate structures, with a width narrower than 0.20 micrometers.Type: GrantFiled: September 3, 1999Date of Patent: June 5, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yuan-Chang Huang, Ding-Dar Hu, Hong-Che Hsiue, Chao-Ray Wang
-
Patent number: 6242350Abstract: A method for removing residual photoresist and polymer residues from silicon wafers after a polysilicon plasma etch with minimal gate oxide loss is described. The method is particularly useful for cleaning wafers after polysilicon or polycide gate etching in MOSFET with when very thin gate oxides (<100Å). In order to etch the final portion of the polysilicon gate structure including an over etch to removed isolated polysilicon patches, an etchant containing HBr is used to provide a high polysilicon to gate oxide selectivity. This etch component causes a polymer veil to form over the surface of the photoresist which is difficult to remove except by aqueous etchants which also cause significant gate oxide loss. The method of the invention addresses the removal of the veil polymer, the photoresist, and a sidewall polymer by an all dry etching process.Type: GrantFiled: March 18, 1999Date of Patent: June 5, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hun-Jan Tao, Chia-Shiung Tsai, Yuan-Chang Huang
-
Patent number: 6211083Abstract: A process for forming a low resistance, titanium disilicide layer, on regions of a MOSFET device, has been developed. The process features the deposition of a capping, silicon oxide layer, on first phase, high resistance, titanium disilicide regions. The capping, silicon oxide layer, featuring a compressive stress, reduces the risk of titanium disilicide regions, formed with a tensile stress, from adhesion loss, or peeling, from underlying regions of the MOSFET device, such as from the top surface of a narrow width, polysilicon gate structure. In addition the capping silicon oxide layer protects underlying titanium disilicide regions from the ambient used during the anneal cycle used to convert the first phase, high resistance, titanium disilicide region, to the second phase, low resistance, titanium disilicide region.Type: GrantFiled: April 17, 2000Date of Patent: April 3, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jiunn-Der Yang, Chaucer Chung, Yuan-Chang Huang
-
Patent number: 6184149Abstract: The present invention provides a method for monitoring a self-aligned contact (SAC) etching process. A wafer with an oxide layer serves as an oxide control wafer. The oxide layer is formed on the substrate. The oxide control wafer and a SAC wafer with SAC structure are simultaneously treated with a SAC etching process in an etching chamber with the same etching recipe. A contact hole is formed by etching the oxide layer of the oxide control wafer after the SAC etching process. The depth of a profile transition point and the depth of etching stop for the oxide control wafer can be observed by cross-section SEM. The profile transition depth in the oxide control wafer corresponds to the etching thickness of SiN corner loss in the SAC wafer. Therefore, the profile transition depth and the depth of etching stop in the oxide control wafer can be used to monitor the etching chamber condition.Type: GrantFiled: August 26, 1997Date of Patent: February 6, 2001Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Chih Chao, Yuan-Chang Huang
-
Patent number: 6172411Abstract: A self-aligned structure and method of etching contact holes in the self-aligned structure are described. The dielectric materials, etching methods, and etchants are chosen to provide high selectivity etching. The structure comprises an electrode with a silicon oxy-nitride cap and silicon oxy-nitride spacers on the sidewalls of the electrode and the cap. An etch stop layer of silicon nitride is deposited over the substrate covering the spacers and cap. A layer of silicon oxide is deposited over the etch stop layer. Etching methods and etchants are used which provide a ratio of the etching rate of silicon oxide to the etching rate of silicon nitride or silicon oxy-nitride of at least eight and a ratio of the etching rate of silicon nitride to the etching rate of silicon oxy-nitride of at least two.Type: GrantFiled: December 10, 1998Date of Patent: January 9, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Li-chih Chao, Jhon-Jhy Liaw, Yuan-Chang Huang, Jin-Yuan Lee
-
Patent number: 6156629Abstract: A method of etching polysilicon using an oxide hard mask using a three step etch process. Steps one and two are performed insitu in a high density plasma (e.g., TCP--transformer coupled plasma) oxide etcher. Step 3, the polysilicon etch is performed in a different etcher (e.g., poly RIE etcher). A multi-layered semiconductor structure 35 (FIG. 1) is formed comprising: a substrate 10, a gate oxide layer 14, a polysilicon layer 18, a hard mask layer 22, and a bottom anti-reflective coating (BARC) layer 26 and a resist layer 30.Type: GrantFiled: October 1, 1998Date of Patent: December 5, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Hun-Jan Tao, Yuan-Chang Huang
-
Patent number: 6077778Abstract: An improved and new method for forming a metal conductor interconnection structure on a semiconductor substrate containing DRAM devices has been developed. The method utilizes a thermal anneal in a flowing gas mixture of nitrogen and hydrogen following patterning of the metal conductor interconnection structure and results in DRAM devices having improved mean refresh time (time between refresh cycles).Type: GrantFiled: April 17, 1997Date of Patent: June 20, 2000Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Yung-Kuan Hsiao, Min-Hsiung Chiang, Yuan-Chang Huang
-
Patent number: 6030879Abstract: The present invention is a method for reducing particles during the manufacturing of fin or cylinder capacitors on a wafer. This invention utilizes a negative photoresist wafer edge exposure process to protect the edge of a wafer. This prevents polysilicon peeling from the edge of the wafer so as to reduce the defects and particles appearing on the wafer.Type: GrantFiled: April 7, 1997Date of Patent: February 29, 2000Assignee: Taiwan Semiconductor Manufacturing Co. Ltd.Inventors: Yuan-Chang Huang, Yung-Kuan Hsiao, Dah Jong Ou Yang
-
Patent number: 5981385Abstract: A new method of metallization using a dimple free tungsten plug is described. An insulating layer is deposited overlying semiconductor device structures. An opening is etched through the insulating layer to contact one of the semiconductor device structures. A layer of tungsten is deposited overlying the insulating layer and within the opening. A photoresist block is formed on the tungsten layer over the contact opening. The photoresist block is a reverse pattern of the photoresist layer used to define the opening in the insulating layer. The tungsten layer is partially etched forming a mound in the tungsten layer under the photoresist block and over the opening. The photoresist block is removed and the remaining tungsten layer is etched again resulting in the formation of a dimple free tungsten plug with a planar surface.Type: GrantFiled: January 27, 1997Date of Patent: November 9, 1999Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventor: Yuan-Chang Huang
-
Patent number: 5943569Abstract: A method for making improved capacitor bottom electrodes (capacitor nodes) having longer refresh cycle times and increased capacitance for DRAM cells has been achieved. The method involves using a polysilicon high-temperature film (HTF) instead of the conventional doped polysilicon to form the node capacitors. After forming the DRAM pass transistors (FETs) and depositing an insulating layer, node contact openings are etched in the insulator to the drain of the FET. The capacitor bottom electrodes are formed by depositing a polysilicon HTF at a temperature of at least 650.degree. C. using a reactant gas mixture of H.sub.2 /SiH.sub.4 /PH.sub.3, which results in a longer refresh cycle time and increased capacitance. This results in a significantly improved final die yield. After forming an interelectrode dielectric layer on the bottom electrodes, another doped polysilicon layer is deposited to form the top electrodes to complete the DRAM cells.Type: GrantFiled: June 23, 1997Date of Patent: August 24, 1999Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Cheng-Yeh Shih, Yuan-Chang Huang, Chue-San Yoo, Wen-Chan Lin
-
Patent number: 5900644Abstract: The present invention provides a test site on a product wafer for measuring via etch depth and a method of monitoring the depth of the vias using the test site. A substrate is provided having a test site area and a circuit area. A test site via is formed in the test site area. The test site via is used in measuring the depth of the insulating layers remaining in a test site via and the depth of the test site via. The measurements are taking using an in-line non-destructible measurement tool, such as an ellipsometer or spectrophotometer. The test site is specially designed to be large enough to have the via depth measured by an in-line measuring tool. The depth of the oxide remaining in the test site via is measured after the via etch and is correlated to the amount of titanium nitride removed from the tops of the metal lines in the circuit areas.Type: GrantFiled: July 14, 1997Date of Patent: May 4, 1999Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shu-Lan Ying, Yuan-Chang Huang, Jue-Jye Chen, Yuh-Jier Mii