Patents by Inventor Yuichi Okuda
Yuichi Okuda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150188555Abstract: An analog-to-digital converter circuit having a simple design and capable of preventing an increase in surface area and other problems. An analog-to-digital converter circuit for converting an analog input signal to a digital quantity includes an analog-to-digital converter unit that converts analog input signals to pre-correction digital values, and a corrector unit that digitally corrects the pre-connection digital values output from the analog-to-digital converter unit. The corrector unit includes a weighting coefficient multiplier unit that outputs a post-correction digital value obtained by multiplying the weighting coefficients provided for each bit by each bit of the pre-correction digital value output from the A/D converter unit and summing them, and a weighting coefficient search unit that searches for weighting coefficients so as to minimize an error signal generated based on the post-correction digital value and an approximate value for the post-correction digital value.Type: ApplicationFiled: December 22, 2014Publication date: July 2, 2015Inventors: Keisuke KIMURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO
-
Publication number: 20150171879Abstract: A semiconductor device according to an aspect of the invention relates to an AD converter that converts a signal level of an analog signal into a digital value by using a comparator, and determines an amount of adjustment of an offset voltage of the comparator based on an offset determination result of the comparator obtained immediately after a least significant bit (LSB) of a digital value output as a conversion result is converted.Type: ApplicationFiled: September 16, 2014Publication date: June 18, 2015Inventors: Keisuke KIMURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO
-
Patent number: 9054723Abstract: To compensate for non-linearity of an AD conversion unit and non-linearity of a DA conversion unit in an electronic system including the DA conversion unit and the AD conversion unit, an electronic system includes an A/D conversion unit, a D/A conversion unit, an AD conversion compensation unit, a DA conversion compensation unit, and a calibration unit. During a calibration operation period, the calibration unit sets an operating characteristic of the AD conversion compensation unit and an operating characteristic of the DA conversion compensation unit. The operating characteristic of the AD conversion compensation unit set during the calibration operation period compensates for non-linearity of AD conversion of the A/D conversion unit. The operating characteristic of the DA conversion compensation unit set during the calibration operation period compensates for non-linearity of DA conversion of the D/A conversion unit.Type: GrantFiled: May 12, 2014Date of Patent: June 9, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Takashi Oshima, Tatsuji Matsuura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Keisuke Kimura
-
Patent number: 9054726Abstract: A differential signal is amplified by passive amplification which does not a reference of a common-mode voltage. At this time, the voltage of the differential signal is passive-amplified twice before carrying out a successive approximation type analog-digital conversion operation. The passive amplification is attained by providing a plurality of capacitances which carry out a sampling operation, and switching these connection relation by using switches. Without being accompanied by the increase of the consumed power and the chip size, an influence by the noise of s comparator is reduced to a half so that the effective resolution can be increased for one bit.Type: GrantFiled: January 21, 2014Date of Patent: June 9, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Keisuke Kimura, Takashi Oshima, Tatsuji Matsuura
-
Patent number: 9007245Abstract: A semiconductor communication device reduces influence of noise that is produced by applying a dither signal. The semiconductor communication device includes a Delta-Sigma analog-to-digital converter that converts input analog signals to digital signals, a power detecting unit that detects signal power of the digital signals, a gain control unit that changes a gain setting of analog signals to be input to the Delta-Sigma analog-to-digital converter depending on the signal power of the digital signals, and a dither signal control unit that causes the Delta-Sigma analog-to-digital converter to selectively add the dither signal when the gain setting changes.Type: GrantFiled: July 29, 2014Date of Patent: April 14, 2015Assignee: Renesas Electronics CorporationInventors: Keisuke Kimura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Tatsuji Matsuura
-
Publication number: 20140333461Abstract: A semiconductor communication device reduces influence of noise that is produced by applying a dither signal. The semiconductor communication device includes a Delta-Sigma analog-to-digital converter that converts input analog signals to digital signals, a power detecting unit that detects signal power of the digital signals, a gain control unit that changes a gain setting of analog signals to be input to the Delta-Sigma analog-to-digital converter depending on the signal power of the digital signals, and a dither signal control unit that causes the Delta-Sigma analog-to-digital converter to selectively add the dither signal when the gain setting changes.Type: ApplicationFiled: July 29, 2014Publication date: November 13, 2014Inventors: Keisuke Kimura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto, Tatsuji Matsuura
-
Publication number: 20140333459Abstract: To compensate for non-linearity of an AD conversion unit and non-linearity of a DA conversion unit in an electronic system including the DA conversion unit and the AD conversion unit, an electronic system includes an A/D conversion unit, a D/A conversion unit, an AD conversion compensation unit, a DA conversion compensation unit, and a calibration unit. During a calibration operation period, the calibration unit sets an operating characteristic of the AD conversion compensation unit and an operating characteristic of the DA conversion compensation unit. The operating characteristic of the AD conversion compensation unit set during the calibration operation period compensates for non-linearity of AD conversion of the A/D conversion unit. The operating characteristic of the DA conversion compensation unit set during the calibration operation period compensates for non-linearity of DA conversion of the D/A conversion unit.Type: ApplicationFiled: May 12, 2014Publication date: November 13, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takashi OSHIMA, Tatsuji MATSUURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO, Keisuke KIMURA
-
Publication number: 20140253352Abstract: A digital-correction-type A/D converter which is a charge sharing type and performing successive approximation is realized in a small area. The A/D converter is configured with an A/D conversion unit which is a charge sharing type and performing successive approximation, a digital correction unit which receives a digital output of the A/D conversion unit and performs digital correction to the digital output, and a holding unit which holds a test signal. A test signal of a common value from the holding unit is inputted into the A/D conversion unit in the first period and the second period. The A/D conversion correction coefficient for the digital correction unit is calculated on the basis of the digital correction result of the digital correction unit in the first period, and the digital correction result of the digital correction unit in the second period.Type: ApplicationFiled: March 10, 2014Publication date: September 11, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Takashi OSHIMA, Tatsuji MATSUURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO, Keisuke KIMURA
-
Patent number: 8823565Abstract: A semiconductor communication device reduces influence of noise that is produced by applying a dither signal. The semiconductor communication device includes a Delta-Sigma analog-to-digital converter that converts input analog signals to digital signals, a power detecting unit that detects signal power of the digital signals, a gain control unit that changes a gain setting of analog signals to be input to the Delta-Sigma analog-to-digital converter depending on the signal power of the digital signals, and a dither signal control unit that causes the Delta-Sigma analog-to-digital converter to selectively add the dither signal when the gain setting changes.Type: GrantFiled: July 12, 2013Date of Patent: September 2, 2014Assignee: Renesas Electronics CorporationInventors: Keisuke Kimura, Tatsuji Matsuura, Yuichi Okuda, Hideo Nakane, Takaya Yamamoto
-
Publication number: 20140232476Abstract: A wiring pattern for oscillation input signal and a wiring pattern for oscillation output signal are provided on a printed circuit board, and a wiring pattern for ground power source voltage is arranged in a region therebetween. A quartz crystal unit is connected between the wiring pattern for oscillation input signal and the wiring pattern for oscillation output signal and one ends of capacitors serving as load capacitors thereof are connected to the wiring pattern for ground power source voltage. Further, a wiring pattern for VSS is arranged so as to enclose these wiring patterns, and a wiring pattern for VSS is arranged also in a lower layer in addition thereto. By this means, reduction of a parasitic capacitance between an XIN node and an XOUT node, improvement in noise tolerance of these nodes and others can be achieved.Type: ApplicationFiled: April 28, 2014Publication date: August 21, 2014Applicant: Renesas Electronics CorporationInventors: Osamu Ozawa, Masashi Horiguchi, Yuichi Okuda, Akihito Anzai
-
Publication number: 20140203958Abstract: A differential signal is amplified by passive amplification which does not a reference of a common-mode voltage. At this time, the voltage of the differential signal is passive-amplified twice before carrying out a successive approximation type analog-digital conversion operation. The passive amplification is attained by providing a plurality of capacitances which carry out a sampling operation, and switching these connection relation by using switches. Without being accompanied by the increase of the consumed power and the chip size, an influence by the noise of s comparator is reduced to a half so that the effective resolution can be increased for one bit.Type: ApplicationFiled: January 21, 2014Publication date: July 24, 2014Applicant: Renesas Electronics CorporationInventors: Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO, Keisuke KIMURA, Takashi OSHIMA, Tatsuji MATSUURA
-
Patent number: 8736390Abstract: A wiring pattern for oscillation input signal and a wiring pattern for oscillation output signal are provided on a printed circuit board, and a wiring pattern for ground power source voltage is arranged in a region therebetween. A quartz crystal unit is connected between the wiring pattern for oscillation input signal and the wiring pattern for oscillation output signal and one ends of capacitors serving as load capacitors thereof are connected to the wiring pattern for ground power source voltage. Further, a wiring pattern for VSS is arranged so as to enclose these wiring patterns, and a wiring pattern for VSS is arranged also in a lower layer in addition thereto. By this means, reduction of a parasitic capacitance between an XIN node and an XOUT node, improvement in noise tolerance of these nodes and others can be achieved.Type: GrantFiled: December 10, 2011Date of Patent: May 27, 2014Assignee: Rensas Electronics CorporationInventors: Osamu Ozawa, Masashi Horiguchi, Yuichi Okuda, Akihito Anzai
-
Publication number: 20140022103Abstract: A semiconductor communication device reduces influence of noise that is produced by applying a dither signal. The semiconductor communication device includes a Delta-Sigma analog-to-digital converter that converts input analog signals to digital signals, a power detecting unit that detects signal power of the digital signals, a gain control unit that changes a gain setting of analog signals to be input to the Delta-Sigma analog-to-digital converter depending on the signal power of the digital signals, and a dither signal control unit that causes the Delta-Sigma analog-to-digital converter to selectively add the dither signal when the gain setting changes.Type: ApplicationFiled: July 12, 2013Publication date: January 23, 2014Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Keisuke KIMURA, Tatsuji MATSUURA, Yuichi OKUDA, Hideo NAKANE, Takaya YAMAMOTO
-
Patent number: 8593254Abstract: A semiconductor integrated circuit has a rectifying circuit, a switched capacitor, a switched-capacitor drive circuit, a demodulator, and an internal circuit. The switched capacitor executes series charging and parallel discharging to/from a plurality of capacitors using an output rectified voltage. When the current driving performance at the time of supplying a power source voltage is set to a high state, so that a receiving operation in a card is executed reliably even at a long communication distance. Transmission signal data from a card is supplied to a switched-capacitor current driving performance increase disable circuit, and the current driving performance at the time of supplying the power source voltage in the switched capacitor is changed to be low. The change is detected as a magnetic field change in an antenna by an apparatus.Type: GrantFiled: May 19, 2008Date of Patent: November 26, 2013Assignee: Renesas Electronics CorporationInventor: Yuichi Okuda
-
Semiconductor integrated circuit including a logic circuit module with a plurality of photodetectors
Patent number: 8488360Abstract: A semiconductor integrated circuit capable of protection from card hacking, by which erroneous actions are actively induced by irradiation with light and protected secret information is illegitimately acquired, is to be provided. Photodetectors, configured by a standard logic process, hardly distinguishable from other circuits and consumes very little standby power, are mounted on a semiconductor integrated circuit, such as an IC card microcomputer. Each of the photodetectors, for instance, has a configuration in which a first state is held in a static latch by its initializing action and reversal to a second state takes place when semiconductor elements in a state of non-conduction, constituting the static latch of the first state, is irradiated with light. A plurality of photodetectors are arranged in a memory cell array. By incorporating the static latch type photodetector into the memory array, they can be arranged inconspicuously.Type: GrantFiled: March 18, 2011Date of Patent: July 16, 2013Assignee: Renesas Electronics CorporationInventor: Yuichi Okuda -
Patent number: 8374571Abstract: An integrated circuit is equipped with a reception mixer and a signal generator. A multistage delay circuit generates a plurality of clock pulses in response to a reception carrier signal. A phase detection unit detects differences between a voltage level of a specific clock pulse and voltage levels of a predetermined number of clock pulses generated prior to the specific clock pulse to thereby detect a predetermined phase of the specific clock pulse. A selector of a clock generation unit outputs a plurality of selection clock pulse signals respectively having a plurality of phases from the clock pulse signals. A first signal synthetic logic circuit performs logical operations on the selection clock pulses to thereby generate local signals supplied to the reception mixer.Type: GrantFiled: October 24, 2011Date of Patent: February 12, 2013Assignee: Renesas Electronics CorporationInventors: Atsushi Motozawa, Takayuki Tsukamoto, Tatsuji Matsuura, Yuichi Okuda
-
Patent number: 8313034Abstract: The present invention provides a reference power supply circuit which does not require trimming and prevents occurrence of deadlock of a band gap reference circuit. An RFID tag chip related to the present invention has a reference power supply including a switch for switching between a band gap reference circuit and a Vth difference reference circuit. A reference potential in band gap reference of the band gap reference circuit and an output of the Vth difference reference circuit are compared by a comparator, and a transistor operating as a switch is controlled, thereby making the reference potential in band gap reference rise, hastening startup of the band gap reference circuit, and preventing occurrence of deadlock in the band gap reference circuit.Type: GrantFiled: September 9, 2009Date of Patent: November 20, 2012Assignee: Renesas Electronics CorporationInventor: Yuichi Okuda
-
Publication number: 20120161889Abstract: A wiring pattern for oscillation input signal and a wiring pattern for oscillation output signal are provided on a printed circuit board, and a wiring pattern for ground power source voltage is arranged in a region therebetween. A quartz crystal unit is connected between the wiring pattern for oscillation input signal and the wiring pattern for oscillation output signal and one ends of capacitors serving as load capacitors thereof are connected to the wiring pattern for ground power source voltage. Further, a wiring pattern for VSS is arranged so as to enclose these wiring patterns, and a wiring pattern for VSS is arranged also in a lower layer in addition thereto. By this means, reduction of a parasitic capacitance between an XIN node and an XOUT node, improvement in noise tolerance of these nodes and others can be achieved.Type: ApplicationFiled: December 10, 2011Publication date: June 28, 2012Inventors: Osamu OZAWA, Masashi Horiguchi, Yuichi Okuda, Akihito Anzai
-
Publication number: 20120119808Abstract: An integrated circuit is equipped with a reception mixer and a signal generator. A multistage delay circuit generates a plurality of clock pulses in response to a reception carrier signal. A phase detection unit detects differences between a voltage level of a specific clock pulse and voltage levels of a predetermined number of clock pulses generated prior to the specific clock pulse to thereby detect a predetermined phase of the specific clock pulse. A selector of a clock generation unit outputs a plurality of selection clock pulse signals respectively having a plurality of phases from the clock pulse signals. A first signal synthetic logic circuit performs logical operations on the selection clock pulses to thereby generate local signals supplied to the reception mixer.Type: ApplicationFiled: October 24, 2011Publication date: May 17, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Atsushi MOTOZAWA, Takayuki TSUKAMOTO, Tatsuji MATSUURA, Yuichi OKUDA
-
Patent number: 8179733Abstract: A clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an element-forming region in which the clock-generating circuit is formed is electrically isolated from an element-forming region in which the digital circuit is constituted on the semiconductor substrate relying upon the element-isolation technology. The power-source passages, too, are formed independently of other digital circuits.Type: GrantFiled: April 6, 2011Date of Patent: May 15, 2012Assignee: Renesas Electronics CorporationInventors: Yuichi Okuda, Masaru Kokubo, Yoshinobu Nakagome, Hideharu Yahata, Hiroki Miyashita