Patents by Inventor Yukio Arima
Yukio Arima has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7233215Abstract: The frequency modulation circuit includes: a phase shift section for receiving a multiphase clock signal composed of a plurality of clock signals having a predetermined phase difference therebetween and shifting the phase of the multiphase clock signal; a clock selection section for selecting a clock signal constituting the multiphase clock signal output from the phase shift section; and a modulation control section for controlling the phase shift section and the clock selection section so that a clock signal having a frequency different from the frequency of the multiphase clock signal input into the phase shift section is output from the clock selection section.Type: GrantFiled: December 1, 2004Date of Patent: June 19, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tsuyoshi Ebuchi, Takefumi Yoshikawa, Yukio Arima
-
Patent number: 7167033Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: GrantFiled: June 15, 2005Date of Patent: January 23, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Patent number: 7151395Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: GrantFiled: June 15, 2005Date of Patent: December 19, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Patent number: 7132871Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: GrantFiled: June 15, 2005Date of Patent: November 7, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Publication number: 20050248379Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: ApplicationFiled: June 15, 2005Publication date: November 10, 2005Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Publication number: 20050242863Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: ApplicationFiled: June 15, 2005Publication date: November 3, 2005Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Publication number: 20050231257Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: ApplicationFiled: June 15, 2005Publication date: October 20, 2005Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Patent number: 6922094Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: GrantFiled: October 28, 2002Date of Patent: July 26, 2005Assignee: Semiconductor Technology Academic Research CenterInventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Publication number: 20050135505Abstract: The frequency modulation circuit includes: a phase shift section for receiving a multiphase clock signal composed of a plurality of clock signals having a predetermined phase difference therebetween and shifting the phase of the multiphase clock signal; a clock selection section for selecting a clock signal constituting the multiphase clock signal output from the phase shift section; and a modulation control section for controlling the phase shift section and the clock selection section so that a clock signal having a frequency different from the frequency of the multiphase clock signal input into the phase shift section is output from the clock selection section.Type: ApplicationFiled: December 1, 2004Publication date: June 23, 2005Inventors: Tsuyoshi Ebuchi, Takefumi Yoshikawa, Yukio Arima
-
Publication number: 20040088630Abstract: An integrated circuit device includes at least one functional module which outputs save data in synchronism with a saving clock signal, a power supply control unit which selects one of the functional modules, and controls stop and resumption of power supply to the selected functional module, a save data storage unit which stores save data output from a functional module selected by the power supply control unit, and an error checking and correction unit which performs error checking and correction for the save data stored in the save data storage unit when the save data is to be restored to the functional module in synchronism with a restoration clock signal.Type: ApplicationFiled: September 30, 2003Publication date: May 6, 2004Applicant: Semiconductor Technology Academic Research CenterInventors: Yukio Arima, Koichiro Ishibashi, Takahiro Yamashita
-
Patent number: 6657973Abstract: In a computer network including plural communications nodes connected through buses, the bus use efficiency in data transfer is improved. A root node having received a transmitted data from a first node repeats the received data to a port connected with a second node corresponding to a destination of the data, and outputs, to other ports, an NW signal indicating that a data is being transferred. A third node having received the NW signal at its root port sets a fourth node having a function as a root node as a local root node, so as to form a local network capable of independent data transfer therein. In this local network, data transfer is executed between other nodes. Through this control, plural data transfer can be executed in parallel in point of time.Type: GrantFiled: October 25, 1999Date of Patent: December 2, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Arima
-
Patent number: 6633588Abstract: First and second nodes are coupled together by a bus. The first node includes a detecting circuit for detecting the maximum data transfer capability of a connected node, at least two receiving circuits for receiving data from the bus, and a controlling circuit for selecting, based on an output signal from the detecting circuit and for optimizing the configuration of a receiving unit so as to bring the other of the receiving circuits to a stop. The second node includes a transmitting circuit for transmitting data to the bus and a notifying circuit for notifying the first node of its own maximum transfer capability.Type: GrantFiled: October 1, 1999Date of Patent: October 14, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tadahiro Yoshida, Hiroyuki Yamauchi, Hironori Akamatsu, Satoshi Takahashi, Yutaka Terada, Yukio Arima, Takashi Hirata, Yoshihide Komatsu
-
Patent number: 6631486Abstract: A test enable signal Data_En is output from a data generator 11 in a tester 10 to a device under a test (DUT) 20. In the DUT 20, a first logic circuit 21 converts a signal pattern with an ordinary transfer rate, which has been stored on a register 28, into a high-transfer-rate signal pattern SpeedData_Tx with a high rate. And a transmitter 22 transmits the high-transfer-rate signal. During a test, the high-transfer-rate signal transmitted is received by, a receiver 23 with a switch 24 turned ON. Then, the high-transfer-rate signal received is output to a second logic circuit 26, which converts the high-transfer-rate signal into a low-transfer-rate signal Data_Rx with an ordinary rate. Finally, the low-transfer-rate signal is output to the tester 10 and compared to an expected value thereof by a comparator 12. In this manner, a semiconductor device operating at a high speed can be tested using a tester operating at a lower speed.Type: GrantFiled: September 27, 1999Date of Patent: October 7, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihide Komatsu, Tadahiro Yoshida, Yukio Arima
-
Publication number: 20030179031Abstract: A data retaining circuit has been disclosed in which, even if a soft error occurs, it is corrected and a normal value can be maintained, the configuration is simple, and high-speed operations are enabled. In this circuit, when a soft error occurs in the data to be put out, it is corrected by a pull-up path or a pull-down path, and when a soft error occurs in the data in the pull-up path or the pull-down path, the error data in the pull-up path or the pull-down path is prevented from affecting each other, as well as turning off the correcting function to prevent the influence on the data to be put out.Type: ApplicationFiled: October 28, 2002Publication date: September 25, 2003Inventors: Yukio Arima, Takahiro Yamashita, Koichiro Ishibashi
-
Patent number: 6604201Abstract: A power-saving network unit, which is connected to a network made up of a plurality of power-saving network units, includes: network monitoring means; network information memory; power-saving mode setting means; peripheral I/O interface; and digital processor. The network monitoring means monitors a topology of the network, or the interconnection relationship among the power-saving network units. Every time the network has been modified, the network monitoring means stores the modified network topology on the network information memory. The power-saving mode setting means receives the network information stored on the network information memory. If the power-saving network unit is a master or relay node in the network, then the power-saving mode setting means locks the peripheral I/O interface and digital processor of the power-saving network unit to the normal operation mode and prohibits these sections from entering the power-saving mode.Type: GrantFiled: October 27, 1999Date of Patent: August 5, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoshi Takahashi, Hiroyuki Yamauchi, Hironori Akamatsu, Tadahiro Yoshida, Yutaka Terada, Yukio Arima, Takashi Hirata, Yoshihide Komatsu
-
Publication number: 20030117185Abstract: A circuit device comprising a bus including a plurality of wires, and a plurality of driving circuits which output input data to the wires in synchronism with a reference signal, each of the driving circuits being configured to have a first delay time of an output signal from the reference signal when a logic value of an input signal transits from “0” to “1” and a second delay time of the output signal from the reference signal when the logic value of the input signal transits from “1” to “0”, the first and second delay times being different from each other.Type: ApplicationFiled: July 25, 2002Publication date: June 26, 2003Applicant: Semiconductor Technology Academic Research CenterInventors: Koichiro Ishibashi, Takahiro Yamashita, Yukio Arima
-
Publication number: 20030021235Abstract: When a signal cable is connected between communication nodes 0, 1 which comply with a communication protocol that inhibits loop connection, communication node 0 detecting connection of the signal cable transmits a loop test signal LT having information of a port where connection was detected (e.g., information of a transfer rate between ports). In response to the loop test signal LT, a communication node 2 adds information of its own port that received the loop test signal LT, that is, P(2, 1), to the received loop test signal LT, and repeats the loop test signal LT. Similarly, communication node 1 adds information of its own port that received the loop test signal LT, that is, P(1, 0), to the loop test signal LT. Communication node 0 specifies a suitable disconnection point of a loop (e.g., a port having a low transfer rate between ports) based on the port information thus accumulated.Type: ApplicationFiled: July 23, 2002Publication date: January 30, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Arima
-
Patent number: 6513087Abstract: A bus transfer apparatus for receiving a packet and repeating the received packet, in which the packet includes a PREFIX portion indicating the head of the packet, a DATA portion storing data, and an END portion indicating the end of the packet, includes a control circuit for receiving the packet and outputting the PREFIX portion of the packet as a control signal; a counter for counting a time period during which the control circuit outputs the PREFIX portion, and outputting a counter full signal when the time period reaches a predetermined lower limit; an address pointer for determining a read address in response to the counter full signal; a data buffer for holding the DATA portion of the packet and outputting the DATA portion in accordance with the read address; an encoder for converting the DATA portion output from the data buffer to a predetermined format; and a first selector for selecting either the PREFIX portion output from the control circuit or the DATA portion output from the encoder.Type: GrantFiled: May 12, 2000Date of Patent: January 28, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Arima
-
Patent number: 6505303Abstract: In a network system, the data transfer efficiency attained when a given port is placed in a sleeping state is improved. A first node having received a request for setting a port thereof to a sleeping state notices transition to a sleeping state from that port. A second node having received notice of the transition to a sleeping state sets a port thereof at which the notice is received to a sleeping state, sends the node number of a node to which data is transferable from that port as communication disable node information from another port thereof, and forms a local network. In this manner, data transfer can be conducted independently within the local network.Type: GrantFiled: December 16, 1999Date of Patent: January 7, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Yukio Arima
-
Patent number: 6498519Abstract: A voltage control circuit for implementing, e.g., the CPS function in which a high-accuracy comparison is performed between a high external voltage and a reference voltage. A diode-connected transistor converts the external voltage to a voltage lower than the external voltage in conjunction with an external voltage dropping resistor. A comparator compares the converted voltage with a specified comparison voltage. The size of the transistor is determined such that the ratio of an increment of the converted voltage to an increment of the external voltage is sufficiently high in a comparison region in which the external voltage is close to the reference voltage. A clamping circuit clamps the converted voltage with a specified limit voltage such that the converted voltage does not exceed the withstand voltage of the circuit.Type: GrantFiled: February 4, 2000Date of Patent: December 24, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yutaka Terada, Hiroyuki Yamauchi, Hironori Akamatsu, Tadahiro Yoshida, Satoshi Takahashi, Takashi Hirata, Yukio Arima, Yoshihide Komatsu