Abstract: System, method and computer program products for generating optimized and customized data planes are provided. In embodiments, a method includes: receiving a data request from a client device in a network, the data request including information regarding one or more governed datasets required by a workload; identifying attributes of available information technology (IT) infrastructure in the network; generating a blueprint of a data plane for the one or more governed datasets using a Constraint Satisfaction Problem (CSP) solver, the blueprint including required software modules for the workload, a subset of the available IT infrastructure to execute the required software modules, and instructions for a flow of data between the required software modules based on predetermined IT configuration policies; and deploying the data plane in the network based on the blueprint, thereby connecting the workload to the one or more governed datasets by the required software modules.

Abstract: A method, computer system, and a computer program product for determining a cluster connectivity is provided. The present invention may first include receiving as input a connectivity graph. The present invention may then include generating a minimal list of firewall rules from the received connectivity graph by iteratively merging firewall rules with commonality of connectivity attribute.

Abstract: A method, product and system including obtaining metadata associated with at least one plugin of a runtime environment, wherein the runtime environment is configured to provide a service to a client, wherein the plugin is configured to measure or enforce metrics of the service; obtaining user selections regarding the metrics, wherein the user selections comprise constraints on the runtime environment; obtaining, based on the metadata of the plugin and based on the user selections, corresponding clauses textually describing the constraints; generating a contract, wherein the contract comprises the corresponding clauses; automatically generating a configuration file based on the user selections; and automatically enforcing the contract by: activating the runtime environment, loading the service in the runtime environment, configuring the plugin according to the configuration file, executing the plugin to identify a violation of the contract, and executing a client function of the client.

Abstract: A method, product and system including obtaining metadata associated with at least one plugin of a runtime environment, wherein the runtime environment is configured to provide a service to a client, wherein the plugin is configured to measure or enforce metrics of the service; obtaining user selections regarding the metrics, wherein the user selections comprise constraints on the runtime environment; obtaining, based on the metadata of the plugin and based on the user selections, corresponding clauses textually describing the constraints; generating a contract, wherein the contract comprises the corresponding clauses; automatically generating a configuration file based on the user selections; and automatically enforcing the contract by: activating the runtime environment, loading the service in the runtime environment, configuring the plugin according to the configuration file, executing the plugin to identify a violation of the contract, and executing a client function of the client.

Abstract: A method, and apparatus and a computer program product for determining coverage in hardware verification based on relations between coverage events. The method comprises generating an over-approximation model of the hardware being verified to perform formal verification thereof with respect to a target coverage event being utilized in the verification process along with a set of coverage events. A score indicating an estimated conditional probability to hit the target coverage event in the verification process, given that the coverage event is hit in the verification process, may be determined for each coverage event based on the formal verification. The method further comprises selecting test suits to be executed in the verification process based on the scores and the test suits probability to hit each coverage event. The verification process may be the performed the selected test suits in order to cover the target coverage event.

Abstract: A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.

Abstract: A computerized method for mapping of electronic designs comprising using at least one hardware processor for receiving a first hardware design model and a second hardware design model, each hardware design model configured to receive a startup state and send digital output values. Hardware processor(s) are used for generating a plurality of initial states. Hardware processor(s) are used for computing, using each one of the first and second hardware design models, at least one specific output value for each one of the plurality of initial states. Hardware processor(s) are used for selecting corresponding initial states that produce equivalent at least one specific output value between the first hardware design model and the second hardware design model. Hardware processor(s) are used for storing the selected corresponding initial states as mappings between the first hardware design model and the second hardware design model.

Abstract: A computer-implemented method, computerized apparatus and computer program product for modified design debugging using differential trace back. An indication of an interface signal in a time unit in an execution resulting in a value miscompare between a design and a modification thereof is obtained. For each of the design and the modification, a data record detailing each signal value in each time unit, and a structure description detailing all components and interconnections thereamong, are obtained. A suspect root cause of the value miscompare is traced back from the interface signal in the time unit, the tracing back comprising comparing values in the data records of candidate signals selected based on the data records and the structure descriptions.

Abstract: A computerized method for mapping of electronic designs comprising using at least one hardware processor for receiving a first hardware design model and a second hardware design model, each hardware design model configured to receive a startup state and send digital output values. Hardware processor(s) are used for generating a plurality of initial states. Hardware processor(s) are used for computing, using each of the first and second hardware design models, at least one specific output value for each of the plurality of initial states. Hardware processor(s) are used for selecting the corresponding initial states that produce equivalent at least one specific output value between the first hardware design model and the second hardware design model. Hardware processor(s) are used for storing the selected corresponding initial states as mappings between the first hardware design model and the second hardware design model.

Abstract: In accordance with some embodiments, the projector can adapt for virtually any surface of any shape and any complexity. A depth camera determines the configuration of the display surface. More particularly, the depth camera can produce an array of depth samples at a granularity determined to account for the complexity of the surface. A computer processor can take this array of samples and associated patches and adapt each patch to the local surface contour. Then all the patches can be combined and projected as a combined image that accounts for all the surface irregularities at the granularity at which the samples were taken. However, initially, the depth camera can be adapted to change the granularity or density of the sample points at which depths are calculated, based on an analysis of the complexity of the display surface.

Abstract: A computer-implemented method, apparatus and computer program product for testing a design, the method comprising receiving a design; receiving a description of a scenario, wherein the scenario relates to execution of the design, wherein the scenario is used for verifying the design; translating the scenario to an input for a verification engine, wherein the verification engine is selected from the group consisting of a simulation engine and a formal analysis engine; activating the engine and providing the input to the engine, whereby the engine outputting a result; and displaying the result.

Abstract: A computer-implemented method, apparatus and computer program product for testing a design, the method comprising receiving a design; receiving a description of a scenario, wherein the scenario relates to execution of the design, wherein the scenario is used for verifying the design; translating the scenario to an input for a verification engine, wherein the verification engine is selected from the group consisting of a simulation engine and a formal analysis engine; activating the engine and providing the input to the engine, whereby the engine outputting a result; and displaying the result.

Abstract: Method, apparatus, and product for performing incremental formal verification. A computer-implemented method performed by a computerized device. The method comprises: obtaining invariants with respect to a first model; determining a portion of the invariants that are invariants with respect to a second model, and utilizing the portion of the invariants to check that the second model holds a property.

Abstract: Phase abstraction may be utilized to increase efficiency of model checking techniques. A liveness property may be checked in respect to a phase abstracted model by modifying the liveness property in accordance with the phase abstracted model. A fairness property may be modified to ensure that the fairness property is held by the model checker. A counter-example produced by a model checker is modified to be in accordance to an original model. The counter-example comprises a repetitive behavior. The counter-example may be modified to shorten the repetitive behavior or to apply the repetitive behavior in an earlier cycle of the counter-example.

Abstract: Augmented-domain simulation, such as ternary-based simulation may be utilized to approximate a reachability analysis of a model being model checked. The approximated reachability analysis may be utilized to detect design redundancies and modify the model to remove such redundancies. Design redundancies may include unobservable variables, mergeable variables and utilization of surplus domains.

Abstract: Formal verification of models using concurrent model-reduction and model-checking. For example, a system for formal verification of models includes: one or more model reducers to reduce a model; one or more model checkers to check the model, wherein at least one of the model reducers is to run concurrently with at least one of the model checkers; and a model synchronizer to synchronize information between at least one of the model reducers and at least one of the model checkers.

Abstract: Method, apparatus, and product for performing incremental formal verification. A computer-implemented method performed by a computerized device. The method comprises: obtaining invariants with respect to a first model; determining a portion of the invariants that are invariants with respect to a second model, and utilizing the portion of the invariants to check that the second model holds a property.

Abstract: A computerized system comprising: a processor; a first interface configured to obtain a constraint; a second interface configured to obtain a first model, wherein the first model is configured to be utilized in model checking, and the first model, when constrained by the constraint, comprises at least one finite path; and a finite path removal module implemented in the processor and configured to generate a second model equivalent to the first model obtained by said second interface, wherein the second model excludes a portion of the at least one finite path, and the second model is configured to be utilized in model checking.

Abstract: Formal verification of models using concurrent model-reduction and model-checking. For example, a system for formal verification of models includes: one or more model reducers to reduce a model; one or more model checkers to check the model, wherein at least one of the model reducers is to run concurrently with at least one of the model checkers; and a model synchronizer to synchronize information between at least one of the model reducers and at least one of the model checkers.

Abstract: Formal verification of models using concurrent model-reduction and model-checking. For example, a system for formal verification of models includes: one or more model reducers to reduce a model; one or more model checkers to check the model, wherein at least one of the model reducers is to run concurrently with at least one of the model checkers; and a model synchronizer to synchronize information between at least one of the model reducers and at least one of the model checkers.