Method of forming a micro solder ball for use in C4 bonding process
A method of forming micro solder balls for use in a C4 process is described. The solder balls are formed by laying down a peel-away photoresist layer, forming holes in the photoresist layer to expose electrical contacts, depositing a solder layer over the photoresist, forming solder areas in the holes and then, using a tape liftoff process to remove the solder layer and photoresist layer while leaving solder areas in the holes. The solder areas are then heated to allow solder balls to form.
1. Field of the Invention
The invention relates to a method of forming micro solder balls for bonding integrated circuits to a module substrate or to a circuit board, using a C4 bonding process. In particular, there is described a method for forming micro solder balls by a tape liftoff process which allows for an increased number and density of input/ouput connections to be fabricated on each integrated circuit chip, module substrate or circuit board.
2. Description of the Related Art
The central processing units (CPUs) of most modern day computers are typically provided on large circuit boards (mother boards) populated with various integrated circuit (IC) chips, such as microprocessor chips and memory chips. These IC chips work in conjunction with one another to perform the functions of the computer. Contacts on the mother board are connected to contacts on the IC chips by the use of multi-chip modules or directly by conventional means, such as solder. The chips are connected to one another by metal patterns formed on the surface of the module or the substrate mother board. These metal patterns provide a conduit for data exchange between the IC chips.
There is a constant need for computers which operate at faster rates. In order to accommodate this need, various techniques have developed to increase the rate (bandwidth) at which data can be processed and transmitted. One of these involves increasing the circuit complexity of IC circuits which also often results in a larger package for the IC chip and an increase in the number of input/output (I/O) terminals for chip. Since the amount of data that can be accessed from or transferred to an IC chip is directly proportional to the number of I/O lines the chip contains, increasing the number of I/O terminals directly increases data transfer and processing speed.
IC chips have traditionally been packaged in modules before they are bonded to a mother board or other circuit board. The module consists of one or more IC chips bonded to a module substrate. The composite IC chip-module substrate is then bonded to a a computer mother board or other circuit board. Although this is the traditional method of attachment, recently IC chips have also been directly bonded to mother boards.
Traditionally, IC chips were connected to the first level metal pattern on a module substrate with fine wires (wire bonding). This method of connection was limited by the number of pads which could be placed on the periphery of the IC chip. Since then, considerable progress has been made in reducing the IC chip pad size, thereby increasing the number of pads. However, this technology is still limited by the number of pads which can be formed on the chip periphery, and therefore the number of I/Os on a chip is likewise limited. Therefore, other techniques have been developed over the past 30 years to increase the number of available I/O terminals and eliminate alignment problems.
One of these techniques, known as Controlled Collapse Chip Connection (C4), was developed in the 1960s to deal with the problems associated with alignment of integrated circuit chips on a substrate of a module. This process also sought to increase the number of available I/O terminals which could be available for each IC chip. The C4 process uses solder bumps deposited on flat contacts on the IC chips to form the bond between the IC chip and the module substrate. The contacts and solder balls on the IC chips are matched with similar flat contacts on the module substrate to form the connection. Once the chip is placed on top of the contacts of the module substrate, the entire device is heated to a temperature which melts the solder. Then, the solder is allowed to set, and a reliable bond is formed between the chip and the module substrate. Although the C4 bonding process is usually employed to bond an IC chip to a module substrate, it can also be used to bond an IC chip directly to a mother board or other circuit board.
One of the main advantages of this process is that the IC chip self-aligns itself on the module substrate based on the high surface tension of the solder. In other words, the chip need not be perfectly aligned over the contacts of the substrate, as long as it is in close proximity the melting of the solder will align the chip with the substrate contacts. The other advantage of this process is that an increased number of I/O terminals can be fabricated for each IC chip. This type of bonding process is also often referred to as “flip-chip”, or “micro-bump” bonding. The process can be briefly explained with reference to
Traditionally, the contacts and solder balls have been formed on the IC chip using metal mask technology. In this process a metal mask (essentially a metal plate with a pattern of holes therein) is placed over an IC wafer containing many IC chips 20 for forming the contacts and solder balls. Then, contact material and solder are evaporated through the holes onto the wafer. The holes in the metal masks must be of sufficient size to prevent warpage and damage of the mask during use. Hence, the number of contacts that can be fabricated through use of a metal mask is limited because the holes in the mask must remain above a minimum size to prevent these problems. Consequently, the size of the solder balls that can be created is similarly limited.
The minimum diameter of a C4 solder ball that can be achieved using current techniques, such as metal mask, is approximately 100 microns. Since the size of the solder balls is directly related to the number and density of I/O terminals that can be fabricated on a given IC chip, a decrease in solder ball size would provide for an increase in the number and density of the I/O terminals. This would, in turn, allow for a significant increase in data transmission rates because of the increased number of I/O ports for the packaged IC circuit.
Hence, there is currently a need for a process for forming C4 solder balls which are less then 100 microns in diameter.
SUMMARY OF THE INVENTIONThe present invention provides an improved method for forming solder balls used in a C4 bonding process. The present inventor has discovered that by using a tape liftoff process to form the solder contacts, significantly smaller contacts can be easily formed on an IC chip.
The invention is a method of fabricating contact terminals and solder balls on an IC chip. The fabrication utilizes a tape liftoff process to remove unwanted solder and photoresist. Use of the tape liftoff process allows formation of solder balls which are at least two orders of magnitude smaller than prior art solder balls.
Although initially envisioned for use as a replacement for the presently used processes for forming C4 type connections on IC chips, the same process of the invention can also be used to form solder ball connections on module substrates or circuit board substrates.
The above and other advantages and features of the present invention will be better understood from the following detailed description of the preferred embodiment of the invention which is provided in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The present inventor has discovered that by using a tape liftoff process for screening solder balls onto a substrate, the size of the solder balls can be significantly decreased. The process described below can be used to deposit solder balls on an IC chip, a module substrate, a circuit board, or any similar substrate. Tape liftoff processes, per se, are known in the art, as evidenced by U.S. Pat. No. 5,240,878 to Fitzsimmons, which is incorporated herein by reference. Tape liftoff processes are frequently used to remove unwanted photoresist levels once an imaging and etching has taken place.
The process of the invention is explained below with reference to
Next, as shown in
Next, solderable metal pads 150 are formed on the upper surface of the insulating layer 120. This is accomplished by depositing a second photoresist layer 145 on the planarized insulating layer 120, which will be used as a first liftoff layer.
Since the photoresist layer 145 and the metal layers 150, 150′ are applied over the entire surface of the device 100, it is necessary to remove the unwanted metal 150′ and photoresist 145 prior to the next process step.
After the metal pads 150 have been formed, a second insulating layer 160 is added overtop of the device 100, as shown in
As shown in
Next, as shown in
In an alternate embodiment of the the present invention, a single liftoff procedure is used to form both the metal pads 150 and the solder ball contacts 200, instead of the multiple liftoff procedure descibed above. This embodiment is useful where only contact pads are to be formed in the last metal layer 130 (i.e. the pad metallurgy). This alternate process will now be explained with reference to FIGS. 4(E) and 5(A-E).
After step 4(E), instead of depositing a photoresist layer 145 (shown in
Because these solder ball contacts in the invention are formed by deposition of solder through fine closely spaced holes in a photoresist layer and by using a tape liftoff process, rather than a metal mask process, the size of the contacts is decreased significantly. Solder contacts formed using the above process are approximately 2 microns in diameter. This is a significant improvement over prior art solder ball contacts, which are currently 100 microns in diameter. Although the above process can be used to form solder contacts which are approximately 2 microns in diameter, it can also be used by those skilled in the art to produce solder contacts of any size, but particularly those in the range of 2 microns to 100 microns. For example, it might be desirable to form solder contacts of 10, 25, 50 or 75 microns, or any other size in the range of 2 to 100 microns, or in a narrower range such as less than 50 microns, or less than 25 microns, or less than 10 microns, as non-limiting examples.
When producing multiple chips on a wafer, the wafer can be diced, after the solder ball contacts 210 are formed over the entire wafer, to create a multitude of chips with solder ball contacts 210. These individual chips can then be attached to a module substrate or circuit board using the C4 process described above with reference to
While the invention has been described and illustrated with respect to forming solder contacts on an integrated circuit chip, it should be apparent that the same processing techniques can be used to form solder contacts on a module substrate, a printed circuit board or other conductor bearing substrate.
Moreover, it should be readily understood that the invention is not limited to the specific embodiments described and illustrated above. Rather, the invention can be modified to incorporate any number of variations, alterations, substitutions or equivalent arrangements not heretofore described, which are commensurate with the spirit and scope of the invention. Accordingly, the invention is not limited by the foregoing description, but is only limited by the scope of the appended claims.
Claims
1-39. (canceled)
40. A semiconductor device comprising:
- a semiconductor structure having at least one metal contact formed on a surface thereof;
- a first insulator layer overlying said at least one metal contact;
- at least one metal pad overlying said first insulator layer and in contact with said at least one metal contact;
- a second insulator layer overlying said at least first one metal pad; and,
- at least one solder contact formed in the second insulator and in contact with said at least one metal pad, said solder contact having a diameter less than 100 microns.
41-42. (canceled)
43. The semiconductor device of claim 40, wherein the solder contacts have a diameter less than 10 microns.
44. The semiconductor device of claim 40, wherein the solder contacts have a diameter of approximately 2 microns.
45. The semiconductor device of claim 40, wherein said at least one metal contact is connected to said at least one metal pad by a via hole formed in the first insulator.
46. The semiconductor device of claim 40, wherein the at least one solder contact extends from a top surface of the second insulator to the metal pad by a through hole formed in the second insulator.
47. The semiconductor device of claim 40, wherein the at least one metal pad lies at least partially overtop of the at least one metal contact.
48. The semiconductor device of claim 40, wherein the semiconductor device is an integrated circuit chip.
49. The semiconductor device of claim 40, wherein the semiconductor device is an integrated circuit wafer.
50. The semiconductor device of claim 40, wherein the semiconductor device is bonded to a module substrate.
51. The semiconductor device of claim 40, wherein the semiconductor device is bonded to a circuit board.
52-67. (canceled)
68. The semiconductor device of claim 40, wherein said first insulator layer is at least 2 microns thicker than said at least one metal contact.
69. The semiconductor device of claim 40, wherein said metal pad comprises a metal stack with four different metal levels.
70. The semiconductor device of claim 69, wherein said metal levels comprise Zirconium, Nickel, Copper and Gold.
71. A semiconductor device formed on a semiconductor substrate having at least one metal contact formed thereon, said semiconductor device comprising:
- a first insulator layer overlying said at least one metal contact;
- at least one metal pad overlying said first insulator layer and in contact with said at least one metal contact;
- a second insulator layer overlying said at least first one metal pad; and
- at least one solder contact formed in the second insulator and in contact with said at least one metal pad, said solder contact having a diameter between 2 and 100 microns.
72. The semiconductor device of claim 71, wherein said at least one solder contact has a diameter of approximately 2 microns.
73. The semiconductor device of claim 40 wherein the solder contacts have a diameter less than 50 microns.
74. The semiconductor device of claim 40 wherein the solder contacts have a diameter less than 25 microns.
Type: Application
Filed: Sep 7, 2005
Publication Date: Jan 12, 2006
Inventor: Paul Farrar (South Burlington, VT)
Application Number: 11/219,751
International Classification: H01L 23/48 (20060101);