Vector generator using octant symmetry

- Viasat, Inc.

In various embodiments, an active vector generator may comprise a vector component switch and a first amplitude adjustment component in parallel with a second amplitude adjustment component. The first and second amplitude adjustment components may operate with different ranges of amplitude. For example, the first amplitude adjustment component may have a full range of amplitude and the second amplitude adjustment component may have a partial range of amplitude. The vector component switch may operate to receive two signals and route the signals to the various amplitude adjustment components based on the relative magnitudes of the two signals. A benefit of having two amplitude adjustment components with selectable signal pathways is that the all the phase states may be obtained but using less robust and expensive amplitude adjustment components.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 13/306,503 filed on 29 Nov. 2011, entitled “Vector Generator Using Octant Symmetry”, which is incorporated by reference herein.

BACKGROUND

Typical phase shifters have various limitations, such as discrete components that take up space, fixed frequency operation, and the size is frequency dependent. Moreover, one type of phase shifter, a vector modulator, typically includes banks of binary weighted attenuators or current sources. The binary weighted attenuators or current sources may generate discrete steps in amplitudes of two orthogonal components of the input signal to control a phase shift. The dynamic ranges of the two orthogonal components, namely the in-phase vector component and the quadrature phase vector component, are the same.

SUMMARY

A vector generator is configured to adjust the phase of an input signal and generate a phase-adjusted resultant composite vector. In various embodiments, an active vector generator may comprise a vector component switch and a first amplitude adjustment component in parallel with a second amplitude adjustment component. Furthermore, in another example, an active vector generator may further comprise a 90° splitter configured to receive an input signal and output two signals with a relative 90° phase difference, as well as a first inverter switch in parallel with a second inverter switch, and a combiner configured to receive the adjusted signals from both the first and second amplitude adjustment components.

The first and second amplitude adjustment components may operate with different ranges of amplitude. For example, the first amplitude adjustment component may have a full range of amplitude capabilities and the second amplitude adjustment component may have a partial range of amplitude capabilities. More specifically, in various embodiments, the partial range amplitude capabilities of the second amplitude adjustment component may be

2 2
of the full amplitude range of the first amplitude adjustment component. In another example, the first amplitude adjustment component may have a high range of amplitude capabilities, such as

2 2
to 1, and the second amplitude adjustment component may have a low range of amplitude capabilities, such as 0 to

2 2 .

The vector component switch may operate to receive the first and second inverter output signals and route the first inverter signal to either the first amplitude adjustment component or the second amplitude adjustment component. Further, the vector component switch may be configured to route the second inverter signal to the first amplitude adjustment component or the second amplitude adjustment component that does not receive the first inverter signal. The determination of the route of the first inverter signal and the route of the second inverter signal may be based on the relative magnitudes of the first inverter signal and the second inverter signal.

A benefit of having two amplitude adjustment components with selectable signal pathways is that the all the phase states may be obtained but using less robust and expensive amplitude adjustment components. A decrease in dynamic range of the amplitude adjustment component may reduce the number of attenuators or current sources.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

A more complete understanding of the present invention may be derived by referring to the detailed description and claims when considered in connection with the drawing figures, and:

FIG. 1A illustrates a block diagram of a prior art vector generator;

FIG. 1B illustrates an example of a block diagram of a vector generator embodiment;

FIG. 2 illustrates an example of a vector switching module embodiment;

FIG. 3 illustrates an example of a quadrant phase diagram of a vector generator; and

FIG. 4 illustrates an example of an active vector generator embodiment.

 DETAILED DESCRIPTION

While various embodiments are described herein in sufficient detail to enable those skilled in the art to practice the invention, it should be understood that other embodiments may be realized and that logical, electrical, and mechanical changes may be made without departing from the spirit and scope of the invention. Thus, the following detailed description is presented for purposes of illustration only.

With reference to FIG. 1A, a prior art vector generator 100 may comprise a 90° splitter 101, a first inverter switch 102 in parallel with a second inverter switch 103, a first full amplitude adjustment variable gain amplifier (VGA) 104 in parallel with a second full amplitude adjustment VGA 105, and a combiner 106 to receive the adjusted signals from both the first and second full amplitude adjustment VGAs 104, 105. Vector generator 100 is configured to adjust the phase of an input signal and generate a phase-adjusted output signal.

In typical operation, vector generator 100 may receive an input signal at 90° splitter 101. The 90° splitter 101 may be configured to output two signals with a relative 90° phase difference. One of the two signals outputted from 90° splitter 101 may be communicated to first inverter switch 102 and the other of the two signals outputted from 90° splitter 101 may be communicated to second inverter switch 103. First inverter switch 102 and second inverter switch 103 may each be a 180° switch configured to invert a signal in order to determine the appropriate quadrant of the resultant composite vector. Further, first inverter switch 102 may transmit a first inverter output signal to first full amplitude adjustment VGA 104. Similarly, second inverter switch 103 may transmit a second inverter output signal to second full amplitude adjustment VGA 105.

Full amplitude adjustment VGAs 104, 105 may be configured to adjust the amplitude of a vector signal to the appropriate magnitude. The appropriate magnitude may be based on the desired phase of a composite output vector. As is known by one skilled in the art, the phase of the composite output vector in an I/Q vector generator is determined by the magnitudes of the in-phase (I) vector and the quadrature-phase (Q) vector relative to each other. Each of full amplitude adjustment VGAs 104, 105 are capable of a full range of amplitude of the vector signal. For example, the range of a vector component may be from zero magnitude to the full magnitude of the resultant composite vector. The resultant composite vector may be generated by combiner 106 receiving and combining a first vector from first full amplitude adjustment VGA 104 and a second vector from second full amplitude adjustment VGA 105. Correspondingly, the in-phase component amplitude over the phase range from 0-45° is identical to the amplitudes used for the quadrature-phase component over the phase range from 90-45°. Similarly, the in-phase component over the range of 45-90° is identical to the amplitudes used for the quadrature-phase component over the phase range from 45-0°.

With reference to FIG. 1B and in various embodiments, an active vector generator 150 may comprise a 90° splitter 151, a first inverter switch 152 in parallel with a second inverter switch 153, a vector component switch 157, a first amplitude adjustment component 154 in parallel with a second amplitude adjustment component 155, and a combiner 156 configured to receive the adjusted signals from both the first and second amplitude adjustment components 154, 155. Vector generator 150 may be configured to adjust the phase of an input signal and generate a phase-adjusted output signal.

The exact order of first and second inverter switch 152, 153, vector component switch 157, and first and second amplitude adjustment components 154, 155 may be designed in various ways. For instance, the vector component switch 157 may be located before or after inverter switches 152, 153, or before or after first and second amplitude adjustment components 154, 155. In other words, vector component switch 157 may be located as desired at various points after 90° splitter 151 and before combiner 156 in active vector generator 150.

In one example of operation, vector generator 150 may receive an input signal at 90° splitter 151. The 90° splitter 151 may be configured to output two signals with a relative 90° phase difference. One of the two signals outputted from 90° splitter 151 may be communicated to first inverter switch 152 and the other of the two signals outputted from 90° splitter 151 may be communicated to second inverter switch 153. First inverter switch 152 and second inverter switch 153 may each be a 180° switch configured to invert a signal in order to determine the appropriate quadrant of a resultant composite vector. In another example, first inverter switch 152 and second inverter switch 153 may each be one of a switched amplifier with a gain of −1, switched transmission lines with 180° phase difference, or switched rat-race couplers. Further, first inverter switch 152 may transmit a first inverter output signal to vector component switch 157 and, similarly, second inverter switch 153 may transmit a second inverter output signal to vector component switch 157. Vector component switch 157 receives the first and second inverter output signals and may transmit the first inverter output signal to either first amplitude adjustment component 154 or second amplitude adjustment component 155. The second inverter output signal may be transmitted to the amplitude adjustment component that does not receive the first inverter output signal. For example, if the first inverter output signal is transmitted to second amplitude adjustment component 155, then the second inverter output signal is transmitted to first amplitude adjustment component 154.

Two separate and different amplitude adjustment components 154, 155 may be part of active vector generator 150. The amplitude adjustment components 154, 155 may be a suitable component, or combination of components that facilitate variable path gain. For example, amplitude adjustment components 154, 155 may individually comprise various electronic components, such as at least one VGA or at least one switched variable attenuator. Use of a switched variable attenuator may be coupled with a fixed gain amplifier to compensate for the loss caused by the attenuator. In contrast, a VGA may be configured to provide a gain and may not include additional gain compensation. Both a VGA and a switched variable attenuator may be configured to provide similar performance, such as gain, noise, or linearity. Moreover, in various examples, a fixed gain amplifier with attenuators may provide greater operational bandwidth than a VGA. However, a VGA configuration may be more compact than a switched variable attenuator configuration. Additionally, in one example, first amplitude adjustment component 154 may have full range of amplitude control and second amplitude adjustment component 155 may only have a partial range of amplitude control relative to first amplitude adjustment component 154. In another example, first amplitude adjustment component 154 may have a high partial range of amplitude control, such as from 0.707 to 1, and second amplitude adjustment component 155 may have a low partial range of amplitude control, such as 0 to 0.707. The first and second inverter output signals are the I and Q vector components of the input signal. First and second inverter output signals may be appropriately routed to either the first or second amplitude adjustment components 154, 155 based on the octant of the phase state of the desired composite vector.

By way of illustration, assume first amplitude adjustment component 154 has larger amplitude output capabilities than second amplitude adjustment component 155. For example, first amplitude adjustment component may have full amplitude capabilities and second amplitude adjustment component 155 may have an amplitude capabilities that are

2 2
of the full amplitude capabilities. In this example, if the I vector component has the larger amplitude of the composite vector, then the I vector component may be routed through first amplitude adjustment component 154 and the Q vector component may be routed through the second amplitude adjustment component 155. Conversely, if the Q vector component of the composite vector has the larger amplitude, then the Q vector component may be routed through first amplitude adjustment component 154 and the I vector component may be routed through second amplitude adjustment component 155. In various embodiments, the two outputs of inverter switches 152, 153 are selectively provided to the two amplitude adjustment components 154, 155 such that the output that has the larger signal amplitude is provided to the amplitude adjustment component having the larger amplitude capabilities.

To illustrate another example, assume first amplitude adjustment component 154 has higher range amplitude output capabilities than second amplitude adjustment component 155. For example, first amplitude adjustment component 154 may have a high partial range of amplitude control, such as from

2 2
to 1 and second amplitude adjustment component 155 may have a low partial range of amplitude control, such as 0 to

2 2 .
In this example, if the I vector component has the larger amplitude of the composite vector, then the I vector component may be routed through first amplitude adjustment component 154 and the Q vector component may be routed through the second amplitude adjustment component 155. Conversely, if the Q vector component of the composite vector has the larger amplitude, then the Q vector component may be routed through first amplitude adjustment component 154 and the I vector component may be routed through second amplitude adjustment component 155. In various embodiments, the two outputs of inverter switches 152, 153 are selectively provided to the two amplitude adjustment components 154, 155 such that the output that has the larger signal amplitude is provided to the amplitude adjustment component having the high range of amplitude capabilities.

With reference to FIG. 2, a vector switching module 200 may be configured to receive two input signals S1, S2. Input signals S1 and S2 may be I and Q vector components, respectively. Conversely, input signal S1 may be the Q vector component and input signal S2 may be the I vector component. Input signals S1, S2 are processed by vector switching module 200 and the processed signals may be combined by a combiner 256. Combiner 256 is configured to generate a composite output signal Sout. In one example, input signals S1, S2 may be processed for quadrant selection prior to communication to vector switching module 200. In another example, input signals S1, S2 may be processed for quadrant selection after communication to vector switching module 200 but prior to transmission to combiner 256.

By way of example and with continued reference to FIG. 2, vector switching module 200 may comprise a first amplitude adjustment module 254 in parallel with a second amplitude adjustment module 255, and a vector component switch 257. Vector switching module 200 may be part of active vector generator 150, and may replace some of the functionality previously described. Vector component switch 257 may be electrically in communication with first and second amplitude adjustment modules 254, 255 either before or after signals are processed by first and second amplitude adjustment modules 254, 255. One of amplitude adjustment modules 254, 255 may have full amplitude capabilities and the other amplitude adjustment module may have partial amplitude capabilities. In one embodiment, input signal S1 may be provided to first amplitude adjustment module 254 and input signal S2 may be provided to second amplitude adjustment module 255 for a particular phase shift and vice versa for a different phase shift. The outputs of first and second amplitude adjustment modules 254, 255 may be provided as the outputs of vector switching module 200 to combiner 256. In another embodiment, input signal S1 may be provided to first amplitude adjustment module 254 and input signal S2 may be provided to second amplitude adjustment module 255, and the outputs of first and second amplitude adjustment modules 254, 255 may be provided to vector component switch 257. Further, the outputs of vector component switch 257 may be the outputs of vector switching module 200 and provided to combiner 256.

Vector component switch 257 may be configured to provide the signal corresponding to the larger magnitude of I and Q vector components to the amplitude adjustment module that has the larger or higher range of amplitude capability. Correspondingly, vector component switch 257 may be configured to provide the signal corresponding to the smaller magnitude of I and Q vector components to the amplitude adjustment module that has the partial or lower range of amplitude capability. The magnitude of the I and Q vector components is determined by the magnitude of each vector component relative to one another when combined to form the resultant composite vector. Further, selection of the desired phase state and corresponding resultant composite vector is based on a phase shift to be applied to an input signal. In other words, selection of a desired phase shift determines the quadrant and octant of the resultant composite vector. In various embodiments, a controller (not shown) may determine, based on the desired phase shift, the magnitude of each vector component when combined to form the resultant composite vector.

In accordance with various embodiments and with reference to FIG. 3, an active vector generator may be configured to adjust the phase of a signal. The active vector generator may be capable of producing a finite number of unique phase states, which may be dependent on the number of phase bits of controlling the active vector generator. As previously described, the vector generator may receive an input signal and generate a phase adjusted composite vector. The composite vector is a combination of an I vector and a Q vector. In various embodiments, the amplitude of the composite vector may be the same in each of the unique phase states.

As illustrated in FIG. 3, the phase states may be divided into quadrants and octants. Inverter switches 152, 153 control the quadrant selection of the resultant composite vector. Specifically, inverter switches 152, 153 control whether the I and Q vector components have a positive value or a negative value. As is understood by one skilled in the art and by way of example, if both the I and Q vector components have positive values, the resultant composite vector is in the first quadrant (+1, +1). Similarly, if both the I and Q vector components have negative values, the resultant composite vector is in the third quadrant (−1, −1).

Furthermore, octant selection may be controlled by vector component switch 157. By switching which of first or second amplitude adjustment components 154, 155 the respective signals are communicated to, vector component switch 157 may control the octant of the resultant vector component. The amplitudes used for the I vector component may be created over a phase range from 0-45° with one amplitude adjustment component and amplitudes used for the I vector component over the phase range from 45-90° may be created with a second amplitude adjustment component. Vector component switch 157 may be used to route the I and Q vector components to the correct amplitude adjustment components 154, 155 depending on the octant of the desired phase rotation.

In comparison to vector generator 100, all of the same phase states are obtainable in active vector generator 150 by inverting the I and Q vector components based on the vector component with greater magnitude due to octal symmetry. Since at least one of the amplitude adjustment components has a decrease in the dynamic range and does not need full amplitude output capabilities, then at least one amplitude adjustment component may have a reduced design. In other words, a benefit of having two amplitude adjustment components with selectable signal pathways is that all the phase states may be obtained by using less robust and expensive amplitude adjustment components. As previously described, one of the amplitude adjustment components may have full or higher range amplitude capabilities and the other amplitude adjustment component may have partial or lower range amplitude capabilities. A decrease in dynamic range of one or more amplitude adjustment components may reduce the number of attenuators or current sources by a factor of two.

For example, first amplitude adjustment component 154 may have a high partial range of amplitude control, such as from

2 2
to 1 and second amplitude adjustment component 155 may have a low partial range of amplitude control, such as 0 to

2 2 .
In this example, assume 360° is broken into thirty-two phase states. Each quadrant would contain eight phase states. In a prior art example, the eight phase states would require first full amplitude adjustment VGA 104 and second full amplitude adjustment VGA 105 to individually have eight amplitude settings. If the prior art example were implemented with attenuators, a total of sixteen attenuators would be needed, one for each of the total amplitude settings. In the current example with a high and low range of amplitude control, first amplitude adjustment component 154 may have four amplitude settings and second amplitude adjustment component 155 may have the other four amplitude settings. If the current example were implemented with attenuators, the design may comprise a total of eight attenuators and the vector component switch, one for each of the total amplitude settings. Thus, the total number of attenuators may be reduced as compared to a prior art configuration without the two different capacity amplitude adjustment components and switching.

With reference to FIG. 4, various embodiments of an active vector generator 400 may comprise a 90° splitter 410, a first VGA 420 and a second VGA 421, a first inverter switch 430 and a second inverter switch 431 each configured for phase inversion switching, and a vector component switch 470. The first inverter switch 430 may be in communication with 90° splitter 410 and vector component switch 470. Vector component switch 470 may transmit a first signal to first VGA 420. The second inverter switch 431 may be also in communication with 90° splitter 410 and vector component switch 470. Vector component switch 470 may transmit a second signal to second VGA 421. Moreover, active vector generator 400 may further comprise a current summer 440 that may be configured to receive a first VGA output signal from first VGA 420 and a second VGA output signal from second VGA 421. Current summer 440 may combine the first and second VGA output signals and generate a composite vector output. Furthermore, in various embodiments, active vector generator 400 may comprise a digital controller 450 that controls a first digital-to-analog converter (DAC) 460 and a second DAC 461. The first and second DACs 460, 461 may control first and second VGAs 421, 420, respectively. Additionally, digital controller 450 may control first and second inverter switches 430, 431.

In various embodiments, active vector generator 400 may control the phase and amplitude of an RF signal by splitting the RF signal into two separate vectors, the in-phase (I) vector and the quadrature-phase (Q) vector. The I vector and Q vector may be processed in parallel, each passing through the phase inverting switching performed by first and second inverter switches 430, 431. Vector component switch 470 may receive a signal from first inverter switch 430 and another signal from second inverter switch 431. Based on whether the I or Q vector is desired to have a greater magnitude, vector component switch 470 routes the signals to the appropriate VGAs 420, 421. The resultant outputs of phase inverting switches 430, 431 comprise four possible signals: a non-inverted I, an inverted I, a non-inverted Q, and an inverted Q. Furthermore, vector component switch 470 may enable selection of a specific octant by selecting the signal routes to VGAs 420, 421. In this manner, all eight octants of a phasor diagram are available for further processing by VGAs 420, 421. In various embodiments, two of the eight possible signals may be processed respectively through VGAs 420, 421, until the two selected signals are combined in current summer 440 to form a resultant vector component. The current summer 440 may output the resultant vector component with phase and amplitude adjustments. In various embodiments, the composite RF signal may be in differential signal form. The differential RF signal communication may be throughout vector generator 400 or limited to various portions of vector generator 400. In other embodiments, the composite RF signals may be in single-ended form.

In various embodiments, control for the quadrant shifting and VGA functions may be provided by a pair of DACs 460, 461. Reconfiguration of digital controller 450 may allow the number of phase bits to be digitally controlled after vector generator 400 is fabricated if adequate DAC resolution and automatic gain control (AGC) dynamic range exists. In various embodiments with adequate DAC resolution and AGC dynamic range, suitable desired vector phase and amplitude can be produced with selectable fine quantization steps using digital control. In other embodiments, reconfiguration of DACs 460, 461 can be made after vector generator 400 is fabricated in order to facilitate adjustment of the vector amplitudes.

Benefits, other advantages, and solutions to problems have been described above with regard to specific embodiments. However, the benefits, advantages, solutions to problems, and any element(s) that may cause any benefit, advantage, or solution to occur or become more pronounced are not to be construed as critical, required, or essential features or elements of any or all the claims. As used herein, the terms “includes,” “including,” “comprises,” “comprising,” or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Further, no element described herein is required for the practice of the invention unless expressly described as “essential” or “critical.”

Claims

1. A vector generator circuit comprising:

a splitter to divide an input signal into a first signal and a second signal;
a vector switching module to adjust the first signal and to adjust the second signal, the vector switching module comprising a vector component switch to selectively form a first signal path through the vector switching module for the first signal, and to selectively form a second signal path through the vector switching module for the second signal, wherein: the first signal path includes a first switchable phase shift component to adjust phase of the first signal, and a first amplitude adjustment component to adjust amplitude of the first signal over a first range of amplitudes; the second signal path includes a second switchable phase shift component to adjust phase of the second signal, and a second amplitude adjustment component to adjust amplitude of the second signal over a second range of amplitudes; and the first range of amplitudes is different than the second range of amplitudes; and
a combiner to combine the adjusted first signal and the adjusted second signal to form a composite output signal, wherein the first range of amplitudes and the second range of amplitudes are each less than a full range of amplitudes to separately form the same phase states of the composite output signal from the first signal and the second signal.

2. The circuit of claim 1, wherein the first range of amplitudes and the second range of amplitudes are non-overlapping.

3. A vector generator circuit comprising:

a splitter to divide an input signal into a first signal and a second signal;
a vector switching module to adjust the first signal and to adjust the second signal, the vector switching module comprising a vector component switch to selectively form a first signal path through the vector switching module for the first signal, and to selectively form a second signal path through the vector switching module for the second signal, wherein: the first signal path includes a first switchable phase shift component to adjust phase of the first signal, and a first amplitude adjustment component to adjust amplitude of the first signal over a first range of amplitudes; the second signal path includes a second switchable phase shift component to adjust phase of the second signal, and a second amplitude adjustment component to adjust amplitude of the second signal over a second range of amplitudes; and the first range of amplitudes is different than the second range of amplitudes; and
a combiner to combine the adjusted first signal and the adjusted second signal to form a composite output signal, wherein the first amplitude adjustment component and the second amplitude adjustment component each comprise less amplitude adjustment elements than that of corresponding amplitude adjustment components that separately form the same phase states of the composite output signal from the first signal and the second signal.

4. The circuit of claim 3, wherein the first amplitude adjustment component and the second amplitude adjustment component each comprise less attenuators than that of the corresponding amplitude adjustment components.

5. The circuit of claim 1, wherein the first range of amplitudes and the second range of amplitudes have substantially equal dynamic ranges.

6. The circuit of claim 1, wherein the vector switching module is responsive to commands to selectively route the first signal to one of the first amplitude adjustment component and the second amplitude adjustment component, and to selectively route the second signal to another of the first amplitude adjustment component and the second amplitude adjustment component.

7. The circuit of claim 1, wherein the vector component switch selectively routes the first signal from the first switchable phase shift component to the first amplitude adjustment component, and selectively routes the second signal from the second switchable phase shift component to the second amplitude adjustment component.

8. A vector generator circuit comprising:

a splitter to divide an input signal into a first signal and a second signal;
a vector switching module to adjust the first signal and to adjust the second signal, the vector switching module comprising a vector component switch to selectively form a first signal path through the vector switching module for the first signal, and to selectively form a second signal path through the vector switching module for the second signal, wherein: the first signal path includes a first switchable phase shift component to adjust phase of the first signal, and a first amplitude adjustment component to adjust amplitude of the first signal over a first range of amplitudes; the second signal path includes a second switchable phase shift component to adjust phase of the second signal, and a second amplitude adjustment component to adjust amplitude of the second signal over a second range of amplitudes; and the first range of amplitudes is different than the second range of amplitudes; and
a combiner to combine the adjusted first signal and the adjusted second signal to form a composite output signal, wherein a quadrant of the composite output signal is based on a difference between the phase of the first signal adjusted by the first switchable phase shift component and the phase of the second signal adjusted by the second switchable phase shift component, and wherein the vector switching module selects an octant of the composite output signal by selectively routing the first signal to one of the first amplitude adjustment component and the second amplitude adjustment component, and selectively routing the second signal to another of the first amplitude adjustment component and the second amplitude adjustment component.

9. The circuit of claim 1, wherein the first switchable phase shift component is selectable between a plurality of phase shift values to adjust the phase of the first signal.

10. The circuit of claim 1, wherein the splitter circuit introduces a 90 degree relative phase shift between the first signal and the second signal.

11. The circuit of claim 10, wherein:

the first switchable phase shift component selectively inverts the first signal to adjust the phase of the first signal; and
the second switchable phase shift component selectively inverts the second signal to adjust the phase of the second signal.

12. The circuit of claim 1, wherein the first and second amplitude adjustment components each comprise variable gain amplifiers.

13. The circuit of claim 1, wherein the first and second amplitude adjustment components each comprise variable attenuators.

14. The circuit of claim 1, wherein the first and second switchable phase shift components each comprise one or more components chosen from a group consisting of a switched amplifier, switched transmission lines, and a switched rat-race coupler.

Referenced Cited
U.S. Patent Documents
3119965 January 1964 Phillips
3842362 October 1974 Dimon
4318104 March 2, 1982 Enein
4697281 September 29, 1987 O'Sullivan
4857777 August 15, 1989 Altes
4857778 August 15, 1989 Hague
4896374 January 1990 Waugh et al.
4955080 September 4, 1990 Wagai et al.
4965602 October 23, 1990 Kahrilas et al.
4994773 February 19, 1991 Chen et al.
5045822 September 3, 1991 Mohwinkel
5086302 February 4, 1992 Miller
5128687 July 7, 1992 Fay
5270719 December 14, 1993 Roth
5351053 September 27, 1994 Wicks et al.
5418815 May 23, 1995 Ishikawa et al.
5539413 July 23, 1996 Farrell et al.
5848060 December 8, 1998 Dent
5907815 May 25, 1999 Grimm et al.
5942929 August 24, 1999 Aparin
5966049 October 12, 1999 Yuen et al.
5966371 October 12, 1999 Sherman
6005515 December 21, 1999 Allen et al.
6061553 May 9, 2000 Matsuoka et al.
6232837 May 15, 2001 Yoo et al.
6326845 December 4, 2001 Miyaji et al.
6411824 June 25, 2002 Eidson
6424281 July 23, 2002 Liaw et al.
6611230 August 26, 2003 Phelan
6784817 August 31, 2004 Matsuura et al.
6946990 September 20, 2005 Monk
7081788 July 25, 2006 Hagari
7098859 August 29, 2006 Shimawaki et al.
7177615 February 13, 2007 Ono
7319345 January 15, 2008 Farjad-Rad et al.
7355470 April 8, 2008 Sorrells et al.
7378902 May 27, 2008 Sorrells et al.
7400193 July 15, 2008 Wyatt
7408507 August 5, 2008 Peak et al.
7420423 September 2, 2008 Lee et al.
7421036 September 2, 2008 Sorrells et al.
7436370 October 14, 2008 Blanton
7620129 November 17, 2009 Sorrells et al.
7672653 March 2, 2010 Cowley et al.
7715815 May 11, 2010 Gomez
7728784 June 1, 2010 Mohamadi
7746764 June 29, 2010 Rawlins et al.
7750733 July 6, 2010 Sorrells et al.
7755430 July 13, 2010 Imagawa
7817757 October 19, 2010 Hidaka
7826550 November 2, 2010 Rofougaran
7885682 February 8, 2011 Sorrells et al.
8013784 September 6, 2011 Margomenos et al.
8030998 October 4, 2011 Corman
8085877 December 27, 2011 Rofougaran
8160530 April 17, 2012 Corman et al.
8228232 July 24, 2012 Corman et al.
8289209 October 16, 2012 Corman et al.
8400235 March 19, 2013 Corman
8410980 April 2, 2013 Corman et al.
8416882 April 9, 2013 Corman et al.
8452251 May 28, 2013 Saunders
8639204 January 28, 2014 Corman et al.
8693970 April 8, 2014 Corman et al.
8699626 April 15, 2014 Saunders et al.
20020080084 June 27, 2002 Strickland
20020113648 August 22, 2002 Miyaji et al.
20020151274 October 17, 2002 Rosen et al.
20030016085 January 23, 2003 Yamazaki
20030151550 August 14, 2003 Chen et al.
20030162566 August 28, 2003 Shapira et al.
20030190922 October 9, 2003 Dalvi et al.
20040095190 May 20, 2004 Klaren et al.
20040119636 June 24, 2004 Edvardsson et al.
20040121750 June 24, 2004 Nation
20040229584 November 18, 2004 Fischer et al.
20050113052 May 26, 2005 Rabinovich et al.
20050151698 July 14, 2005 Mohamadi
20060170499 August 3, 2006 Rahman et al.
20070248186 October 25, 2007 Sorrells et al.
20070275674 November 29, 2007 Chien
20070279061 December 6, 2007 Erickson et al.
20070280384 December 6, 2007 Hidaka
20080051053 February 28, 2008 Fedan
20080129408 June 5, 2008 Nagaishi et al.
20080129634 June 5, 2008 Pera et al.
20080218424 September 11, 2008 Blanton
20090015474 January 15, 2009 Wicks et al.
20090086851 April 2, 2009 Rofougaran
20090091384 April 9, 2009 Sorrells et al.
20100039174 February 18, 2010 Teetzel
20100073085 March 25, 2010 Sorrells et al.
20100097138 April 22, 2010 Sorrells et al.
20100225389 September 9, 2010 Teetzel
20100259312 October 14, 2010 Menon et al.
20100260076 October 14, 2010 Corman et al.
20100260285 October 14, 2010 Corman et al.
20100261440 October 14, 2010 Corman et al.
20100321107 December 23, 2010 Honcharenko
20110006948 January 13, 2011 Larregle et al.
20110142104 June 16, 2011 Coldrey et al.
20130058382 March 7, 2013 Matsuura
20130058438 March 7, 2013 Self
20130135022 May 30, 2013 Saunders
20130136209 May 30, 2013 Saunders
20130162319 June 27, 2013 Corman
Foreign Patent Documents
0762660 March 1997 EP
1193861 April 2002 EP
1501156 January 2005 EP
2419964 February 2012 EP
2419963 November 2013 EP
5617536 February 1981 JP
09326629 December 1997 JP
2002057515 February 2002 JP
2003168938 June 2003 JP
2003229738 August 2003 JP
2004241972 August 2004 JP
2005045790 February 2005 JP
WO-99/45609 September 1999 WO
WO-00/03456 January 2000 WO
WO-00/33419 June 2000 WO
WO-02/41442 May 2002 WO
WO-03/036756 May 2003 WO
WO-2008/126985 October 2008 WO
WO-2009/043917 April 2009 WO
WO-2010/120756 October 2010 WO
WO-2010/120760 October 2010 WO
WO-2010/120762 October 2010 WO
WO-2010/120767 October 2010 WO
WO-2010/120768 October 2010 WO
WO-2010/120770 October 2010 WO
WO-2010/120779 October 2010 WO
WO-2010/120790 October 2010 WO
Other references
  • Ayari et al., “Automatic Test Vector Generation for Mixed-Signal Circuits”, EDTC '95 Proceedings of the 1995 European Conference on Design and Test, Mar. 1995, 6 pgs.
  • Hsiao, “Analysis of Interleaved Arrays of Waveguide Elements”, IEEE Transactions on Antennas and Propagation, vol. 19, No. 6, Nov. 1971, pp. 729-735.
  • Koh et al., “0.13-μm CMOS Phase Shifters for X-, Ku-, and K-Band Phased Arrays”, IEEE Journal of Solid-State Circuits, vol. 42, No. 11, Nov. 2007, pp. 2535-2546.
  • Koh et al., “A Q-Band (40-45 GHz) 16-Element Phased-Array Transmitter in 0.18- μm SiGe BiCMOS Technology”, IEEE, 2008, pp. 225-228.
  • Koh et al., “An X- and Kμ-Band 8-Element Phased-Array Receiver in 0.18- μm SiGe BiCMOS Technology”, IEEE, vol. 43, No. 6, Jun. 2008, pp. 1360-1371.
  • Lee et al., “Broadband Quadrature Hybrid Design Using Metamaterial Transmission Line and Its Application in the Broadband Continuous Phase Shifter”, IEEE/MTT-S International, Microwave Symposium, Jun. 2007, pp. 1745-1748.
  • Safarian et al., “Distributed Active Power Combiners and Splitters for Multi-Antenna UWB Transceivers”, IEEE, Sep. 2006, pp. 138-141.
  • Strassberg, “RF-Vector-Signal Generator Combines High Throughput, Low Phase Noise”, EDN, Oct. 6, 2009, 2 pgs.
  • Tokumitsu et al., “Active Isolator, Combiner, Divider, and Magic-T as Miniaturized Function Blocks”, Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, Nov. 1988, pp. 273-276.
  • Viallon et al., “An Original SiGe Active Differential Output Power Splitter for Millimetre-wave Applications”, Microwave Conference, Oct. 2003, 4 pgs.
  • Zheng et al., “Full 360° Vector-Sum Phase-Shifter for Microwave System Applications”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 57, No. 4, Apr. 2010, pp. 752-758.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030881 on Jul. 19, 2010, 8 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030864 on Aug. 23, 2010, 8 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030876 on Oct. 27, 2010, 7 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030871 on Nov. 18, 2010, 8 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030868 on Nov. 26, 2010, 8 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030877 on Nov. 26, 2010, 8 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030892 on Nov. 26, 2010, 7 pgs.
  • International Search Report and Written Opinion mailed in International Application No. PCT/US2010/030906 on Nov. 30, 2010, 9 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030877 on Jul. 18, 2011, 7 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030892 on Jul. 18, 2011, 6 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030906 on Jul. 18, 2011, 6 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030881 on Oct. 18, 2011, 5 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030864 on Oct. 18, 2011, 5 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030876 on Oct. 18, 2011, 5 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030871 on Oct. 18, 2011, 5 pgs.
  • International Preliminary Report on Patentability mailed in International Application No. PCT/US2010/030868 on Oct. 18, 2011, 6 pgs.
  • Non-Final Office Action for U.S. Appl. No. 12/759,112, mailed May 21, 2013, 5 pgs.
  • Non-Final Office Action mailed in U.S. Appl. No. 13/306,503 on Jul. 10, 2013, 12 pgs.
  • Non-Final Office Action for U.S. Appl. No. 12/759,112, mailed Sep. 6, 2013, 7 pgs.
  • Non-Final Office Action for U.S. Appl. No. 13/771,884 on Sep. 24, 2013, 6 pgs.
  • Japanese Official Action, Notice of Reasons for Rejection for Japanese Patent Application No. 2012-506127, mailed Oct. 29, 2013, 8 pgs. including English language translation.
  • Japanese Official Action, Notice of Reasons for Rejection for Japanese Patent Application No. 2012-506132, mailed Oct. 31, 2013, 4 pgs. including English language translation.
  • Search Report for European Patent Application No. 10765025.1 mailed Dec. 12, 2013, 6 pgs.
  • Notice of Allowance mailed in U.S. Appl. No. 13/306,503 on Dec. 23, 2013, 8 pgs.
  • Non-Final Office Action for U.S. Appl. No. 12/759,112, mailed Jan. 9, 2014, 19 pgs.
  • Notice of Allowance mailed in U.S. Appl. No. 13/771,884 on Jan. 10, 2014, 7 pgs.
  • Japanese Official Action, Notice of Reasons for Rejection for Japanese Patent Application No. 2012-506124, mailed Feb. 19, 2014, 5 pgs. including English language translation.
  • U.S. Appl. No. 14/109,306, filed Dec. 17, 2013, 117 pgs.
  • U.S. Appl. No. 14/176,092, filed Feb. 8, 2014, 39 pgs.
  • Preliminary Amendment filed in U.S. Appl. No. 14/176,092 on Feb. 10, 2014, 8 pgs.
  • U.S. Appl. No. 14/216,760, filed Mar. 17, 2014, 171 pgs.
  • Notice of Allowance mailed in U.S. Appl. No. 12/759,112 on Apr. 28, 2014, 5 pgs.
Patent History
Patent number: 8837632
Type: Grant
Filed: Feb 11, 2014
Date of Patent: Sep 16, 2014
Patent Publication Number: 20140191789
Assignee: Viasat, Inc. (Carlsbad, CA)
Inventor: David R Saunders (Scottsdale, AZ)
Primary Examiner: Santiago Garcia
Application Number: 14/177,612
Classifications
Current U.S. Class: Transmitters (375/295)
International Classification: H04L 27/00 (20060101); H03H 11/20 (20060101);