Digital clock
Latest Fairchild Camera and Instrument Corp. Patents:
- Method of fabricating a base-coupled transistor logic
- High performance interconnect system for an integrated circuit
- Multilayer glass passivation structure and method for forming the same
- Base-coupled transistor logic
- Means for reducing signal propagation losses in very large scale integrated circuits
Description
FIG. 1 is a right front perspective view of a digital clock showing my new design;
FIG. 2 is a left rear perspective view thereof;
FIG. 3 is a right side elevational view thereof;
FIG. 4 is a top plan view thereof;
FIG. 5 is a bottom plan view thereof.
Referenced Cited
U.S. Patent Documents
Other references
| D241771 | October 1976 | Yamamura |
- Home Furnishing Daily--7/14/75-Sec. 2-p. 40-Digital Clock at bottom-center. European Jeweler--9/73-p. 136-Digital Clock at top.
Patent History
Patent number: D255432
Type: Grant
Filed: Sep 22, 1977
Date of Patent: Jun 17, 1980
Assignee: Fairchild Camera and Instrument Corp. (Mountain View, CA)
Inventor: Nick Talesfore (Santa Clara, CA)
Primary Examiner: Nelson C. Holtje
Attorney: Alan H. MacPherson
Application Number: 5/835,836
Type: Grant
Filed: Sep 22, 1977
Date of Patent: Jun 17, 1980
Assignee: Fairchild Camera and Instrument Corp. (Mountain View, CA)
Inventor: Nick Talesfore (Santa Clara, CA)
Primary Examiner: Nelson C. Holtje
Attorney: Alan H. MacPherson
Application Number: 5/835,836
Classifications
Current U.S. Class:
Changeable Exhibitor, E.g., Digital Type (D10/15)
International Classification: D1001;
International Classification: D1001;
