Tray for semiconductor devices with castellations

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description

FIG. 1 is a perspective view of a tray for semiconductor devices with castellations showing my new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view, the rear elevational view being a mirror image thereof;

FIG. 4 is a right side elevational view, the left side elevational view being a mirror image thereof; and,

FIG. 5 is a bottom plan view thereof.

The broken line showing of the environment is for illustrative purposes only and forms no part of the claimed design.

Claims

The ornamental design for tray for semiconductor devices with castellations, as shown and described.

Referenced Cited
U.S. Patent Documents
4881639 November 21, 1989 Matsuoka et al.
5103976 April 14, 1992 Murphy
5957293 September 28, 1999 Pakeriasamy
5960961 October 5, 1999 Gutentag
6021904 February 8, 2000 Kozol et al.
6179127 January 30, 2001 Kato et al.
6227372 May 8, 2001 Thomas et al.
6296122 October 2, 2001 Nakazono et al.
6474477 November 5, 2002 Chang
D496339 September 21, 2004 Stanley
6857524 February 22, 2005 Duban-Hu et al.
D522471 June 6, 2006 Sisson
20020162770 November 7, 2002 Chang
20060071656 April 6, 2006 Joung et al.
Patent History
Patent number: D589011
Type: Grant
Filed: Feb 22, 2008
Date of Patent: Mar 24, 2009
Assignee: Centipede Systems, Inc. (San Jose, CA)
Inventor: Thomas H. Di Stefano (Monte Sereno, CA)
Primary Examiner: Selina Sikder
Attorney: Townsend and Townsend and Crew LLP
Application Number: 29/304,013