Patents Issued in April 12, 2012
-
Publication number: 20120085996Abstract: An organic light-emitting device includes a first electrode, a second electrode, and a light-emitting layer disposed between the first and second electrodes. The light-emitting layer contains an organic compound emitting photoluminescent light with a peak wavelength of 430 to 480 nm. The organic compound has a profile factor of 0.02 or less at a wave number of 1,300 to 1,680 cm?1 as calculated from Huang-Rhys factors.Type: ApplicationFiled: December 19, 2011Publication date: April 12, 2012Applicant: CANON KABUSHIKI KAISHAInventors: Jun Kamatani, Isao Kawata, Naoki Yamada, Akihito Saitoh, Hiroyuki Tomono, Kengo Kishino, Masashi Hashimoto, Satoshi Igawa, Keiji Okinaka
-
Publication number: 20120085997Abstract: Disclosed is an organic electroluminescent element which is characterized in that constituent layers including at least a phosphorescent light-emitting layer are provided between a pair of electrodes, and at least one of the constituent layers contains a compound represented by general formula (1). (In the formula, A1, A2 and A3 each represents a substituent; n1 and n2 each represents an integer of 0-3; X1 and X2 each represents an oxygen atom, a sulfur atom, an alkylene group, an imino group, a carbonyl group, a sulfoxide group or a sulfonyl group, or alternatively X2 represents a bonding hand; and Z1, Z2, Z3 and Z4 each represents an optionally substituted aromatic heterocyclic ring or an aromatic hydrocarbon ring, provided that all of the Z1, Z2, Z3 and Z4 are not aromatic hydrocarbon rings at the same time.Type: ApplicationFiled: April 28, 2010Publication date: April 12, 2012Applicant: KONICA MINOLTA HOLDINGS, INC.Inventors: Shuichi Sugita, Eisaku Katoh, Motoaki Sugino, Rie Katakura
-
Publication number: 20120085998Abstract: Example embodiments disclose transistors and electronic devices including the transistors. A transistor may include a charge blocking layer between a gate insulating layer and a gate. An energy barrier between the gate insulating layer and the gate may be increased by the charge blocking layer. The transistor may be an oxide transistor including a channel layer formed of an oxide semiconductor.Type: ApplicationFiled: April 28, 2011Publication date: April 12, 2012Inventors: Dae-woong Kwon, Jae-chul Park, Byung-gook Park, Sang-wan Kim, Jang-hyun Kim, Ji-soo Chang
-
Publication number: 20120085999Abstract: Example embodiments disclose transistors, methods of manufacturing the same, and electronic devices including transistors. An active layer of a transistor may include a plurality of material layers (oxide layers) with different energy band gaps. The active layer may include a channel layer and a photo sensing layer. The photo sensing layer may have a single-layered or multi-layered structure. When the photo sensing layer has a multi-layered structure, the photo sensing layer may include a first material layer and a second material layer that are sequentially stacked on a surface of the channel layer. The first layer and the second layer may be alternately stacked one or more times.Type: ApplicationFiled: May 3, 2011Publication date: April 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: I-hun Song, Yin Huaxiang, Sang-hun Jeon, Sung-ho Park
-
Publication number: 20120086000Abstract: An object is to provide a method for manufacturing a semiconductor device without exposing a specific layer to moisture or the like at all. A thin film element is manufactured in such a manner that a first film, a second film, and a third film are stacked in this order; a resist mask is formed over the third film; a mask layer is formed by etching the third film with the use of the resist mask; the resist mask is removed; a second layer and a first layer are formed by performing dry etching on the second film and the first film with the use of the mask layer; a fourth film is formed to cover at least the second layer and the first layer; and sidewall layers are formed to cover at least the entire side surfaces of the first layer by performing etch back on the fourth film.Type: ApplicationFiled: September 20, 2011Publication date: April 12, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Takafumi MIZOGUCHI, Kojiro SHIRAISHI, Masashi TSUBUKU
-
Publication number: 20120086001Abstract: The disclosed subject matter includes a method of producing zinc oxide (ZnO) single crystals in an enclosure. The ZnO single crystals have a low concentration of lithium and hydrogen impurities.Type: ApplicationFiled: October 4, 2011Publication date: April 12, 2012Applicant: FAIRFIELD CRYSTAL TECHNOLOGY, LLCInventor: Shaoping WANG
-
Publication number: 20120086002Abstract: The present invention relates to a process for producing a layer comprising at least one semiconductive metal oxide on a substrate, comprising at least the steps of: (A) applying a porous layer of at least one semiconductive metal oxide to a substrate, (B) treating the porous layer from step (A) with a solution comprising at least one precursor compound of the semiconductive metal oxide, such that the pores of the porous layer are at least partly filled with this solution and (C) thermally treating the layer obtained in step (B) in order to convert the at least one precursor compound of the semiconductive metal oxide to the semiconductive metal oxide, wherein the at least one precursor compound of the at least one semiconductive metal oxide in step (B) is selected from the group consisting of carboxylates of mono-, di- or polycarboxylic acids having at least three carbon atoms or derivatives of mono-, di- or polycarboxylic acids, alkoxides, hydroxides, semicarbazides, carbamates, hydroxamates, isocyanates, amType: ApplicationFiled: June 15, 2010Publication date: April 12, 2012Applicant: BASF SEInventors: Friederike Fleischhaker, Imme Domke, Andrey Karpov, Marcel Kastler, Veronika Wloka, Lothar Weber
-
Publication number: 20120086003Abstract: A semiconductor package including a stress mitigation unit that mitigates stress to the semiconductor chip. The semiconductor package includes a substrate, a semiconductor chip on the substrate, an encapsulation member formed on the substrate and covering the first semiconductor chip, and the stress mitigation unit mitigating stress from a circumference of the first semiconductor chip to the first semiconductor chip. The stress mitigation unit includes at least one groove formed in the encapsulation member.Type: ApplicationFiled: September 23, 2011Publication date: April 12, 2012Inventor: SUNG-KYU PARK
-
Publication number: 20120086004Abstract: Contacts of an electrical device can be made of carbon nanotube columns. Contact tips can be disposed at ends of the columns. The contact tips can be made of an electrically conductive paste applied to the ends of the columns and cured (e.g., hardened). The paste can be applied, cured, and/or otherwise treated to make the contact tips in desired shapes. The carbon nanotube columns can be encapsulated in an elastic material that can impart the dominant mechanical characteristics, such as spring characteristics, to the contacts. The contacts can be electrically conductive and can be utilized to make pressure-based electrical connections with electrical terminals or other contact structures of another device.Type: ApplicationFiled: October 5, 2011Publication date: April 12, 2012Applicant: FORMFACTOR, INC.Inventors: Treliant Fang, John K. Gritters, Onnik Yaglioglu
-
Publication number: 20120086005Abstract: A photoelectric conversion device including a single crystal silicon substrate; a first amorphous silicon layer in contact with a surface (a light-receiving surface) of the single crystal silicon substrate; a first polarity (p-type) impurity diffusion layer in contact with the first amorphous silicon layer; a second amorphous silicon layer in contact with a back surface of the single crystal silicon substrate; and a second polarity (n-type) impurity diffusion layer in contact with the second amorphous silicon layer, in which the first and second polarity impurity diffusion layers are microcrystalline silicon layers formed under a deposition condition where a pressure in a reaction chamber is adjusted to be greater than or equal to 450 Pa and less than or equal to 10000 Pa is provided.Type: ApplicationFiled: October 4, 2011Publication date: April 12, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Yoshikazu HIURA, Fumito Isaka
-
Publication number: 20120086006Abstract: Techniques are provided for obtaining a photoelectric conversion device having a favorable spectral sensitivity characteristic and reduced variation in output current without a contamination substance mixed into a photoelectric conversion layer or a transistor, and for obtaining a highly reliable semiconductor device including a photoelectric conversion device. A semiconductor device may include, over an insulating surface, a first electrode; a second electrode; a color filter between the first electrode and the second electrode; an overcoat layer covering the color filter; and a photoelectric conversion layer over the overcoat layer, where one end portion of the photoelectric conversion layer is in contact with the first electrode, and where an end portion of the color filter lies inside the other end portion of the photoelectric conversion layer.Type: ApplicationFiled: October 12, 2011Publication date: April 12, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Tatsuya Arao, Daiki Yamada, Hidekazu Takahashi, Naoto Kusumoto, Kazuo Nishi, Yuusuke Sugawara, Hironobu Takahashi
-
Publication number: 20120086007Abstract: Provided herein are PIN structures including a layer of amorphous n-type silicon, a layer of intrinsic GaAs disposed over the layer of amorphous n-type silicon, and a layer of amorphous p-type silicon disposed over the layer of intrinsic GaAs. The layer of intrinsic GaAs may be engineered by the disclosed methods to exhibit a variety of structural properties that enhance light absorption and charge carrier mobility, including oriented polycrystalline intrinsic GaAs, embedded particles of intrinsic GaAs, and textured surfaces. Also provided are devices incorporating the PIN structures, including photovoltaic devices.Type: ApplicationFiled: December 15, 2011Publication date: April 12, 2012Inventors: Ashutosh Tiwari, Makarand Karmarkar, Nathan Wheeler Gray
-
Publication number: 20120086008Abstract: Provided is a field-effect transistor which has a high mobility and a low variation of mobility. A field-effect transistor at least comprising a substrate, a semiconductor layer, a source electrode, and a drain electrode is produced by forming the source electrode and/or the drain electrode so that the source electrode and/or the drain electrode has a taper shape in a cross-section which is parallel with a channel length direction and perpendicular to the substrate, and forming the semiconductor layer through coating process.Type: ApplicationFiled: October 7, 2011Publication date: April 12, 2012Applicant: MITSUBISHI CHEMICAL CORPORATIONInventors: Yosuke OSEKI, Yoshimasa SAKAI, Akira OHNO
-
Publication number: 20120086009Abstract: A method of manufacturing an array substrate for an FFS mode LCD device includes forming a gate line and a gate electrode on a substrate, forming a pixel electrode in the pixel region, forming a gate insulating layer on the gate line, the gate electrode and the pixel electrode, forming a data line, a source electrode, a drain electrode, and a semiconductor layer on the gate insulating layer, the data line crossing the gate line to define the pixel region, the semiconductor layer disposed over the gate electrode, the source electrode and the drain electrode spaced apart from each other over the semiconductor layer, the drain electrode overlapping the pixel electrode, forming a passivation layer on the data line, the source electrode and the drain electrode, the passivation layer including a drain contact hole and a pixel contact hole, and forming a connection pattern and a common electrode on the passivation layer, wherein the common electrode includes bar-shaped first openings in the pixel region, and the conType: ApplicationFiled: August 26, 2011Publication date: April 12, 2012Inventors: Ki-Taeg SHIN, Sung-Jin Kim
-
Publication number: 20120086010Abstract: The instant disclosure relates to an electronic image detection device comprising: a plurality of metal electrodes on a first face of an insulating layer; and amorphous silicon regions extending over the insulating layer between the metal electrodes.Type: ApplicationFiled: April 1, 2010Publication date: April 12, 2012Applicant: Commissariat a l'Energie Atomique et Aux EnergiesInventors: BenoƮt Giffard, Yvon Cazaux
-
Publication number: 20120086011Abstract: A display panel includes a substrate having a display area and a blank area. The blank area includes at least one of a non-metal line region and a metal-line region. The non-metal line region includes a plurality of insulating patterns and a first conductive pattern layer formed on the substrate. The insulating patterns are isolated from each other by the first conductive pattern layer. The metal-line region includes an insulating multilayer formed on the substrate and a conductive pattern layer formed on the insulating multilayer. Several isolated zones are formed by the conductive pattern layer on the surface of the insulating multilayer.Type: ApplicationFiled: December 12, 2011Publication date: April 12, 2012Applicant: AU OPTRONICS CORP.Inventors: Chih-Hung SHIH, Chih-Chun Yang, Ming-Yuan Huang
-
Publication number: 20120086012Abstract: A method of manufacturing, with high mass productivity, liquid crystal display devices having highly reliable thin film transistors with excellent electric characteristics is provided. In a liquid crystal display device having an inverted staggered thin film transistor, the inverted staggered thin film transistor is formed as follows: a gate insulating film is formed over a gate electrode; a microcrystalline semiconductor film which functions as a channel formation region is formed over the gate insulating film; a buffer layer is formed over the microcrystalline semiconductor film; a pair of source and drain regions are formed over the buffer layer; and a pair of source and drain electrodes are formed in contact with the source and drain regions so as to expose a part of the source and drain regions.Type: ApplicationFiled: December 21, 2011Publication date: April 12, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei YAMAZAKI, Yukie SUZUKI, Hideaki KUWABARA, Hajime KIMURA
-
Publication number: 20120086013Abstract: A thin film transistor is provided, which comprises at least an active layer, a source electrode and a drain electrode, wherein the source electrode and the drain electrode are located on the active layer and spaced apart from each other; a channel is defined in the active layer between the source electrode and the drain electrode; edges of the active layer are aligned with outer edges of the source electrode and the drain electrode, the outer edge of the source electrode is an edge of the source electrode opposite to the drain electrode, and the outer edge of the drain electrode is an edge of the drain electrode opposite to the source electrode. Also, a method of manufacturing a thin film transistor is provided.Type: ApplicationFiled: October 11, 2011Publication date: April 12, 2012Applicants: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Byung Chun LEE, Tai Sung CHOI, Shuibin NI, Pil Seok KIM
-
Publication number: 20120086014Abstract: A plurality of metal patterns are disposed on a substrate. A support structure is provided between the plurality of metal patterns. The support structure has a supporter and a glue layer. Each of the plurality of metal patterns has a greater vertical length than a horizontal length on the substrate when viewed from a cross-sectional view. The supporter has a band gap energy of at least 4.5eV. The glue layer is in contact with the plurality of metal patterns. The supporter and the glue layer are formed of different materials.Type: ApplicationFiled: July 14, 2011Publication date: April 12, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Wan-Don Kim, Beom-Seok Kim, Yong-Suk Tak, Kyu-Ho Cho, Seung-Hwan Lee, Oh-Seong Kwon, Geun-Kyu Choi
-
Publication number: 20120086015Abstract: A group III nitride semiconductor device having a gallium nitride based semiconductor film with an excellent surface morphology is provided. A group III nitride optical semiconductor device includes a group III nitride semiconductor supporting base, a GaN based semiconductor region, an active layer, and a GaN semiconductor region. The primary surface of the group III nitride semiconductor supporting base is not any polar plane, and forms a finite angle with a reference plane that is orthogonal to a reference axis extending in the direction of a c-axis of the group III nitride semiconductor. The GaN based semiconductor region, grown on the semipolar primary surface, includes a semiconductor layer of, for example, an n-type GaN based semiconductor doped with silicon. A GaN based semiconductor layer of an oxygen concentration of 5Ć1016 cm?3 or more provides an active layer, grown on the primary surface, with an excellent crystal quality.Type: ApplicationFiled: September 23, 2011Publication date: April 12, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Takashi KYONO, Yusuke YOSHIZUMI, Yohei ENYA, Katsushi AKITA, Masaki UENO, Takamichi SUMITOMO, Takao NAKAMURA
-
Publication number: 20120086016Abstract: There is provided a surface treatment method of a group III nitride semiconductor including: providing a group III nitride semiconductor including a first surface having a group III polarity and a second surface opposing the first surface and having a nitrogen polarity; and irradiating a laser beam onto the second surface to change the nitrogen polarity of the second surface to the group III polarity.Type: ApplicationFiled: December 12, 2011Publication date: April 12, 2012Applicant: Samsung LED Co., Ltd.Inventors: Jong In YANG, Sang Bum Lee, Sang Yeob Song, Si Hyuk Lee, Tae Hyung Kim
-
Publication number: 20120086017Abstract: Provided are a heterogeneous substrate, a nitride-based semiconductor device using the same, and a manufacturing method thereof to form a high-quality non-polar or semi-polar nitride layer on a non-polar or semi-polar plane of the heterogeneous substrate by adjusting a crystal growth mode. A base substrate having one of a non-polar plane and a semi-polar plane is prepared, and a nitride-based nucleation layer is formed on the plane of the base substrate. A first buffer layer is grown faster in the vertical direction than in the lateral direction on the nucleation layer. A lateral growth layer is grown faster in the lateral direction than in the vertical direction on the first buffer layer. A second buffer layer is formed on the lateral growth layer. A silicon nitride layer having a plurality of holes may be formed between the lateral growth layer on the first buffer layer and the second buffer layer.Type: ApplicationFiled: December 15, 2011Publication date: April 12, 2012Applicant: KOREA ELECTRONICS TECHNOLOGY INSTITUTEInventors: Sung Min HWANG, Kwang Hyeon BAIK, Yong Gon SEO, Hyung Do YOON, Jae Hyoun PARK
-
Publication number: 20120086018Abstract: A package-on-package proximity sensor module including a infrared transmitter package and a infrared receiver package is presented. The proximity sensor module may include a fully-assembled infrared transmitter package and a fully-assembled infrared receiver package disposed on a quad flat pack no-lead (QFN) lead frame molded with an IR cut compound housing. A bottom surface of the QFN lead frame may be etched and covered with the IR cut compound to provide a locking feature between the QFN lead frame and the IR cut compound housing.Type: ApplicationFiled: October 8, 2010Publication date: April 12, 2012Inventors: Yufeng Yao, Chi Boon Ong, Chee Heng Wong
-
Publication number: 20120086019Abstract: Disclosed is a substrate for display panel that includes, in a pixel, a PIN diode 21 that conducts currents of different values based on the amount of light received, a first inorganic insulating film 11 formed over the PIN diode 21, metal electrodes 12c and 12d that are formed over the first inorganic insulating film 11 and that are connected to the PIN diode 21, an organic insulating film 14 formed over the metal electrodes 12c and 12d, a transparent pixel electrode 15 formed on the organic insulating film 14, and a conductive film 13 that is interposed between the organic insulating film 14 and the first inorganic insulating film 11 and that is patterned so as to partially overlap and partially form an opening with respect to an I-layer 8d of the PIN diode 21.Type: ApplicationFiled: February 18, 2010Publication date: April 12, 2012Applicant: SHARP KABUSHIKI KAISHAInventor: Seiji Kaneko
-
Publication number: 20120086020Abstract: This invention relates to an integrated photodetecting device. The integrated photodetecting device includes a substrate, a light source layer and a photodetector layer. The photodetector layer and light source layer are epitaxied in a stacked structure. The whole device in this invention is fabricated by epitaxy method during a single process. Therefore, the production cost can be reduced by the omission of alignment process. Besides, the integrated photodetecting device of the invention integrates the light source and photodetector into one chip, hence has the ability of minimization, resulting in the reduction of consumption of samples and test time. The distance between the photodetector layer and targets to be tested can also be largely reduced, making the accuracy and sensitivity largely improved, and the kinds of detectable targets largely increased. Furthermore, the integrated photodetecting device of the invention is a portable device so as to increase the possibility of preventive medicine.Type: ApplicationFiled: April 6, 2011Publication date: April 12, 2012Applicant: National Cheng Kung UniversityInventors: Yan-Kuin Su, Shyh-Jer Huang, Chen-Fu Lin
-
Publication number: 20120086021Abstract: An optical sensor includes a substrate having an upper surface, a plurality of protrusions on the substrate, wherein each of the plurality of protrusions is defined by a base at the upper surface of the substrate and by one or more sloped surfaces oriented at oblique angles relative to the upper surface, and two or more structural layers in the sloped surfaces. The surfaces of the two or more structural layers can adsorb molecules of a chemical or biological substance.Type: ApplicationFiled: December 11, 2011Publication date: April 12, 2012Inventor: Hong Wang
-
Publication number: 20120086022Abstract: Certain example embodiments of this invention relate to techniques for improving the performance of Lambertian and non-Lambertian light sources. In certain example embodiments, this is accomplished by (1) providing an organic-inorganic hybrid material on LEDs (which in certain example embodiments may be a high index of refraction material), (2) enhancing the light scattering ability of the LEDs (e.g., by fractal embossing, patterning, or the like, and/or by providing randomly dispersed elements thereon), and/or (3) improving performance through advanced cooling techniques. In certain example instances, performance enhancements may include, for example, better color production (e.g., in terms of a high CRI), better light production (e.g., in terms of lumens and non-Lambertian lighting), higher internal and/or external efficiency, etc.Type: ApplicationFiled: October 8, 2010Publication date: April 12, 2012Inventors: Vijayen S. Veerasamy, Jemssy Alvarez
-
Publication number: 20120086023Abstract: Certain example embodiments of this invention relate to techniques for improving the performance of Lambertian and non-Lambertian light sources. In certain example embodiments, this is accomplished by (1) providing an organic-inorganic hybrid material on LEDs (which in certain example embodiments may be a high index of refraction material), (2) enhancing the light scattering ability of the LEDs (e.g., by fractal embossing, patterning, or the like, and/or by providing randomly dispersed elements thereon), and/or (3) improving performance through advanced cooling techniques. In certain example instances, performance enhancements may include, for example, better color production (e.g., in terms of a high CRI), better light production (e.g., in terms of lumens and non-Lambertian lighting), higher internal and/or external efficiency, etc.Type: ApplicationFiled: October 8, 2010Publication date: April 12, 2012Applicant: Guardian Industries Corp.Inventors: Vijayen S. Veerasamy, Jemssy Alvarez
-
Publication number: 20120086024Abstract: Multiple configuration light emitting diode (LED) devices and methods are disclosed wherein LEDs within the device can be selectively configured for use in higher voltage, or variable voltage, applications. Variable arrangements of LEDs can be configured. Arrangements can include one or more LEDs connected in series, parallel, and/or a combination thereof. A surface over which one or more LEDs may be mounted can comprise one or more electrically and/or thermally isolated portions.Type: ApplicationFiled: January 31, 2011Publication date: April 12, 2012Inventors: Peter S. Andrews, Raymond Rosado, Michael P. Laughner, David T. Emerson, Jeffrey C Britt
-
Publication number: 20120086025Abstract: An organic light-emitting diode (OLED) module includes a substrate, a bus line, an organic light-emitting device layer, a plurality of conductive elements, and at least one conductive wire. The bus line is configured on the substrate. The organic light-emitting device layer is configured on the substrate and electrically connected to the bus line. The conductive elements are configured on the substrate and electrically connected to the bus line. The conductive wire is configured next to the conductive elements and electrically connected to the conductive elements.Type: ApplicationFiled: March 21, 2011Publication date: April 12, 2012Applicant: AU OPTRONICS CORPORATIONInventor: Yao-An Mo
-
Publication number: 20120086026Abstract: An optoelectronic semiconductor body comprises a substantially planar semiconductor layer sequence having a first and a second main side, which has an active layer suitable for generating electromagnetic radiation. Furthermore, the semiconductor body comprises at least one trench that severs the active layer of the semiconductor layer sequence and serves for subdividing the active of the semiconductor layer sequence into at least two electrically insulated active partial layers. A first and second connection layer arranged on a second main side serve for making contact with the active partial layers. In this case, the first and second connection layers for making contact with the at least two active partial layers are electrically conductively connected to one another in such a way that the active partial layers form a series circuit.Type: ApplicationFiled: February 25, 2009Publication date: April 12, 2012Inventors: Karl Engl, Patrick Rode, Lutz Hoeppel, Martin Strassburg
-
Publication number: 20120086027Abstract: A group-III nitride compound semiconductor light-emitting device, a method of manufacturing the group-III nitride compound semiconductor light-emitting device, and a lamp. The method includes the steps of: forming an intermediate layer (12) made of a group-III nitride compound on a substrate (11) by activating and reacting gas including a group-V element with a metal material in plasma; and sequentially forming an n-type semiconductor layer (14), a light-emitting layer (15), and a p-type semiconductor layer (16) each made of a group-III nitride compound semiconductor on the intermediate layer (12). Nitrogen is used as the group-V element, and the thickness of the intermediate layer (12) is in the range of 20 to 80 nm.Type: ApplicationFiled: December 15, 2011Publication date: April 12, 2012Applicant: SHOWA DENKO K.K.Inventors: Yasunori YOKOYAMA, Hisayuki MIKI
-
Publication number: 20120086028Abstract: A wavelength conversion chip is formed by depositing a wavelength conversion material on a substrate to form a layer, removing the resulting wavelength conversion layer from the substrate and then segmenting the wavelength conversion layer into a plurality of wavelength conversion chips. The wavelength conversion material can be annealed by thermal annealing or radiation annealing to increase the wavelength conversion efficiency of the chips or to sinter the wavelength conversion material to form a ceramic material. Optical coatings, vias, light extraction elements, electrical connections or electrical bond pads can be fabricated on the wavelength conversion chips.Type: ApplicationFiled: September 13, 2010Publication date: April 12, 2012Inventors: Karl W. Beeson, Scott M. Zimmerman, William R. Livesay
-
Publication number: 20120086029Abstract: A light-emitting diode (LED) device includes a substrate and an epitaxial layer which is disposed on a surface of the substrate. A depression is disposed to a sidewall of the LED device, and a reflective layer is disposed to on least one portion of the depression. By the reflective layer disposed to the depression of the sidewall of the LED device, the light loss caused by the interface of the substrate and the epitaxial layer can be reduced, the light absorbed by the substrate can be decreased, and the angle of the light exiting from the LED device can be adjusted. A manufacturing method of the LED device is also disclosed.Type: ApplicationFiled: March 1, 2011Publication date: April 12, 2012Inventors: Kuo-Hui YU, Chang-Hsin Chu
-
Publication number: 20120086030Abstract: A light-emitting element includes a semiconductor substrate, a light emitting portion including an active layer, a reflective portion between the semiconductor substrate and the light emitting portion, and a current dispersion layer on the light emitting portion. The reflective portion includes a plurality of pair layers each including a first semiconductor layer and a second semiconductor layer. The first semiconductor layer has a thickness TA1 defined by a formula (1) and the second semiconductor layer has a thickness TB1 defined by a formula (2), where ?P represents a peak wavelength of the light emitted from the active layer, nA represents a refractive index of the first semiconductor layer, nB represents a refractive index of the second semiconductor layer, nIn represents a refractive index of a first cladding layer, and ? represents an incident angle of light from the first cladding layer to the second semiconductor layer.Type: ApplicationFiled: September 2, 2011Publication date: April 12, 2012Applicant: Hitachi Cable, Ltd.Inventor: Taichiroo Konno
-
Publication number: 20120086031Abstract: The present disclosure provides a light emitting diode (LED) package, which includes a first substrate with electrodes disposed on a top thereof and a second substrate with an LED chip disposed on a top thereof. The LED chip is connected with the electrodes via wires. A first package layer is disposed on the top of the first substrate to cover the wires and electrodes. A fluorescent layer is disposed on the top of the second substrate to cover the LED chip. The present disclosure also provides a mold and a method of manufacturing the LED package.Type: ApplicationFiled: June 29, 2011Publication date: April 12, 2012Applicant: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.Inventors: SHIUN-WEI CHAN, CHIH-HSUN KE
-
Publication number: 20120086032Abstract: A semiconductor light-emitting structure includes a silicon substrate, a distributed Bragg reflector, a semiconductor structures layer and an epitaxy connecting layer. The silicon substrate has a top surface. The distributed Bragg reflector is formed on the top surface of the silicon substrate. The semiconductor structures layer is configured for emitting light. The epitaxy connecting layer is placed between the distributed Bragg reflector and the semiconductor structures layer. Grooves extend from the semiconductor structures layer through the epitaxy connecting layer and the distributed Bragg reflector to reach the semiconductor structures layer.Type: ApplicationFiled: June 29, 2011Publication date: April 12, 2012Applicant: ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.Inventors: SHIH-CHENG HUANG, PO-MIN TU, SHUN-KUEI YANG, CHIA-HUNG HUANG
-
Publication number: 20120086033Abstract: A lighting emitting device includes a conductive substrate; a first conductive layer formed on the conductive substrate; a second conductive layer formed on the first conductive layer; a second semiconductor layer formed on the second conductive layer; an active layer formed on the second semiconductor layer; a first semiconductor layer being formed on the active layer and including a charge distribution layer; and an insulation layer.Type: ApplicationFiled: October 4, 2011Publication date: April 12, 2012Inventor: Jae Wook KIM
-
Publication number: 20120086034Abstract: A solid-state light emitting device having a solid-state light emitter (LED) operable to generate excitation light and a wavelength conversion component including a mixture of particles of a photoluminescence material and particles of a light reflective material. In operation the phosphor absorbs at least a portion of the excitation light and emits light of a different color. The emission product of the device comprises the combined light generated by the LED and the phosphor. The wavelength conversion component can be light transmissive and comprise a light transmissive substrate on which the mixture of phosphor and reflective materials is provided as a layer or homogeneously distributed throughout the volume of the substrate. Alternatively the wavelength conversion component can be light reflective with the mixture of phosphor and light reflective materials being provided as a layer on the light reflective surface.Type: ApplicationFiled: October 4, 2011Publication date: April 12, 2012Applicant: INTEMATIX CORPORATIONInventors: Xianglong Yuan, Jonathan Melman, Bing Dai, Gang Wang, Charles Edwards
-
Publication number: 20120086035Abstract: A light emitting diode device includes a substrate, one or more light emitting diode chips on the substrate configured to emit electromagnetic radiation, and a lens configured to encapsulate the light emitting diode chips having a surface with a micro-roughness structure. The micro-roughness structure functions to improve the light extraction of the electromagnetic radiation and to direct the electromagnetic radiation outward from the lens.Type: ApplicationFiled: November 23, 2011Publication date: April 12, 2012Applicant: SEMILEDS OPTOELECTRONICS CO., LTD.Inventor: Jui-Kang Yen
-
Publication number: 20120086036Abstract: Disclosed are a light emitting device, a method of manufacturing the same and a light emitting device package. The light emitting device of the embodiment includes a light emitting structure including a first conductive semiconductor layer, a second conductive semiconductor layer and an active layer between the first and second conductive semiconductor layers; a fluorescent layer on the light emitting structure; and a light extracting structure on the fluorescent layer. The light extracting structure extracts light, which is generated in the light emitting structure and incident into an interfacial surface between the fluorescent layer and the light extracting structure, to an outside of the light emitting structure.Type: ApplicationFiled: December 13, 2011Publication date: April 12, 2012Inventors: Kyoung Woo Jo, Sun Kyung Kim, Woon Kyung Choi
-
Publication number: 20120086037Abstract: A light-emitting device comprises a substrate; a light-emitting layer formed on the substrate; a transparent electrode layer formed on the light-emitting layer, the transparent electrode layer having a curved surface; and a reflective layer formed on and along the curved surface of the transparent electrode layer such that the curved surface of the transparent electrode layer is transferred so as to reflect the light generated from the light-emitting layer toward the light-emitting layer.Type: ApplicationFiled: December 15, 2011Publication date: April 12, 2012Inventors: Tae-Geun KIM, Wan-Ho LEE
-
Publication number: 20120086038Abstract: Disclosed are a light emitting device, a light emitting device package, and a lighting system. The light emitting device includes a light emitting structure including a second conductive semiconductor layer, an active layer over the second conductive semiconductor layer, and a first conductive semiconductor layer over the active layer, a dielectric layer in a cavity defined by removing a portion of the light emitting structure, and a second electrode layer over the dielectric layer.Type: ApplicationFiled: December 19, 2011Publication date: April 12, 2012Inventor: Sung Min HWANG
-
Publication number: 20120086039Abstract: A light emitting device package according to embodiments comprises: a package body; a lead frame on the package body; a light emitting device supported by the package body and electrically connected with the lead frame; a filling material surrounding the light emitting device; and a phosphor layer comprising phosphors on the filling material.Type: ApplicationFiled: December 20, 2011Publication date: April 12, 2012Inventors: Yu Ho WON, Geun Ho Kim
-
Publication number: 20120086040Abstract: Provided is a light-emitting diode having a wavelength conversion material and a method for fabricating the same. The light-emitting diode comprises: a base structure; a light-emitting diode chip arranged on the base structure; and a wavelength conversion material layer arranged on the light-emitting diode chip, such that the area adjacent the upper surface of the light-emitting diode chip is thicker than the area adjacent to the side surface of the light-emitting diode chip. In addition, the method for fabricating a light-emitting diode comprises: a step of arranging the light-emitting diode chip on the base structure; and a step of arranging a wavelength conversion material layer containing a light-transmitting photocurable material on the light-emitting diode chip, such that the area thereof adjacent to the upper surface of the light-emitting diode chip is thicker than the area thereof adjacent to the side surface of the light-emitting diode chip.Type: ApplicationFiled: June 10, 2010Publication date: April 12, 2012Applicant: KOREA PHOTONICS TECHNOLOGY INSTITUTEInventors: Kwang-Cheol Lee, Jae-Pil Kim, Sang-Bin Song, Sang-Mook Kim
-
Publication number: 20120086041Abstract: According to one embodiment, an LED package includes a first leadframe, a second leadframe, an anisotropic conductive film, an LED chip, and a resin body. The first leadframe and the second leadframe are mutually separated. The anisotropic conductive film is provided on the first leadframe and the second leadframe. The LED chip is provided on the anisotropic conductive film. The LED chip includes a first terminal and a second terminal provided on a face of the LED chip on the anisotropic conductive film side. The resin body is provided on the anisotropic conductive film to cover the LED chip. The first terminal is connected to the first leadframe via the anisotropic conductive film. The second terminal is connected to the second leadframe via the anisotropic conductive film.Type: ApplicationFiled: March 8, 2011Publication date: April 12, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Masaki Isogai
-
Publication number: 20120086042Abstract: A light-emitting device structured so as to increase the amount of light taken out in a certain direction is provided as well as a method of manufacturing this light emitting device. As a result of etching treatment, an upper edge portion of an insulator (19) is curved to have a radius of curvature, a slope is formed along the curved face while partially exposing layers (18c and 18d) of a first electrode, and a layer (18b) of the first electrode is exposed in a region that serves as a light emitting region. Light emitted from an organic compound layer (20) is reflected by the slope of the first electrode (layers 18c and 18d) to increase the total amount of light taken out in the direction indicated by the arrow in FIG. 1A.Type: ApplicationFiled: September 16, 2011Publication date: April 12, 2012Inventors: Shunpei YAMAZAKI, Satoshi SEO, Hideaki KUWABARA
-
Publication number: 20120086043Abstract: A light emitting device may be provided that includes a conductive support member; a first conductive layer disposed on the conductive support member; a second conductive layer disposed on the first conductive layer; a light emitting structure including a second semiconductor layer formed on the second conductive layer, an active layer formed on the second semiconductor layer, a first semiconductor layer formed on the active layer and an insulation layer. The first conductive layer includes at least one via penetrating the second conductive layer, the second semiconductor layer and the active layer and projecting into a certain area of the first semiconductor layer. The first semiconductor layer includes an ohmic contact layer formed on or above the conductive via. The insulation layer is formed between the first conductive layer and the second conductive layer and is formed on the side wall of the via.Type: ApplicationFiled: October 4, 2011Publication date: April 12, 2012Inventor: Hyun Kyong CHO
-
Publication number: 20120086044Abstract: There is provided a light emitting device that includes a base wafer that contains silicon, a plurality of seed bodies provided in contact with the base wafer, and a plurality of Group 3-5 compound semiconductors that are each lattice-matched or pseudo-lattice-matched to corresponding seed bodies. In the device, a light emitting element that emits light in response to current supplied thereto is formed in at least one of the plurality of the Group 3-5 compound semiconductors, and a current limiting element that limits the current supplied to the light emitting element is formed in at least one of the plurality of the Group 3-5 compound semiconductors other than the Group 3-5 compound semiconductor in which the light emitting element is formed.Type: ApplicationFiled: December 15, 2011Publication date: April 12, 2012Applicant: SUMITOMO CHEMICAL CO., LTD.Inventors: Masahiko HATA, Hiroyuki SAZAWA, Sadanori YAMANAKA
-
Publication number: 20120086045Abstract: A vertical semiconductor device (e.g. a vertical power device, an IGBT device, a vertical bipolar transistor, a UMOS device or a GTO thyristor) is formed with an active semiconductor region, within which a plurality of semiconductor structures have been fabricated to form an active device, and below which at least a portion of a substrate material has been removed to isolate the active device, to expose at least one of the semiconductor structures for bottom side electrical connection and to enhance thermal dissipation. At least one of the semiconductor structures is preferably contacted by an electrode at the bottom side of the active semiconductor region.Type: ApplicationFiled: October 11, 2011Publication date: April 12, 2012Applicant: IO SEMICONDUCTOR, INC.Inventors: Stuart B. Molin, Michael A. Stuber