Patents Issued in August 6, 2015
-
Publication number: 20150220450Abstract: A return stack buffer (RSB) is modified such that each entry comprises two or more address slots. When a function is called, the address following the function call is pushed to the RSB and stored in a selected one of the address slots in a top entry in the RSB. One or more pointer bits within the entry are set to indicate which slot the address was stored in.Type: ApplicationFiled: January 29, 2015Publication date: August 6, 2015Inventors: Manouk Vartan Manoukian, Hugh Jackson
-
Publication number: 20150220451Abstract: A return stack buffers (RSB) is modified to store index values instead of addresses. When a function is called, the address following the function call is stored in a look-up table and the index at which the address is stored is pushed to the RSB. When a function returns, an index is popped from the RSB and used to identify an address in the look-up table. In another embodiment, the RSB is modified such that each entry comprises two or more address slots. When a function is called, the address following the function call is pushed to the RSB and stored in a selected one of the address slots in a top entry in the RSB. One or more pointer bits within the entry are set to indicate which slot the address was stored in.Type: ApplicationFiled: January 29, 2015Publication date: August 6, 2015Inventors: Manouk Vartan Manoukian, Hugh Jackson
-
Publication number: 20150220452Abstract: Applications that use non-volatile random access memory (NVRAM), such as those that apply file system journal writes and database log writes where write operations apply data sequentially over the NVRAM, map the available capacity of the NVRAM in a virtual address space without compromising performance. The NVRAM is segmented into regions with multiple such regions fitting within a volatile RAM element accessible to the application and the NVRAM. One or more regions are loaded in the volatile RAM and reflected in page tables that reference the regions. The page tables are managed on a host computer executing the application. One region space in the volatile RAM is unused and available for transferred information. Mechanisms are provided for dynamically transferring regions and interfacing with the host computer. As the application sequentially accesses information in the stored regions, older regions are removed and new regions loaded from NVRAM to the volatile RAM.Type: ApplicationFiled: February 27, 2014Publication date: August 6, 2015Applicant: LSI CorporationInventors: Saugata Das Purkayastha, Luca Bert, Philip K. Wong, Anant Baderdinni
-
Publication number: 20150220453Abstract: A protection unit of a subroutine stack accessible by a CPU controlled by one main software program, for storing and removing stack frame(s), the stack protection unit being coupleable to the stack and the CPU, comprising: a processor coupled to a first and a second address register; wherein, when a first stack frame is stored onto the stack and the execution of the main software program is suspended by the CPU due to the execution of a subroutine; the processing unit is adapted to set one access rule based on the first and second address registers, preventing: the ongoing subroutine, from accessing a hardware-protected region of the stack, comprising at least one stack frame associated with a return address from which the main software program resumes execution after termination of the execution of the subroutine. A processor, a method and a computer program are also claimed.Type: ApplicationFiled: February 4, 2014Publication date: August 6, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Dirk Heisswolf, Stéphanie Legeleux, Andreas Ralph Pachl
-
Publication number: 20150220454Abstract: A method, and corresponding apparatus and system are provided for optimizing matching of at least one regular expression pattern in an input stream by storing a context for walking a given node, of a plurality of nodes of a given finite automaton of at least one finite automaton, the store including a store determination, based on context state information associated with a first memory, for accessing the first memory and not a second memory or the first memory and the second memory. Further, to retrieve a pending context, the retrieval may include a retrieve determination, based on the context state information associated with the first memory, for accessing the first memory and not the second memory or the second memory and not the first memory. The first memory may have read and write access times that are faster relative to the second memory.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Applicant: Cavium, Inc.Inventors: Rajan Goyal, Satyanarayana Lakshmipathi Billa
-
Publication number: 20150220455Abstract: An apparatus and method for protecting kernel data integrity in an electronic device are provided. The method includes mapping a specified type of data to a read-only memory area, detecting a write attempt to the specified type of data, determining whether a process attempting to write to the specified type of data is permitted according to a specified condition, and allowing the write attempt if the process attempting to write to the specified type of data satisfies the specified condition.Type: ApplicationFiled: January 30, 2015Publication date: August 6, 2015Inventors: Quan CHEN, Ahmed AZAB, Peng NING, Guruprasad GANESH
-
Publication number: 20150220456Abstract: Program code intended to be copied into the cache memory of a microprocessor is transferred encrypted between the random-access memory and the processor, and the decryption is carried out at the level of the cache memory. A checksum may be inserted into the cache lines in order to allow integrity verification, and this checksum is then replaced with a specific instruction before delivery of an instruction word to the central unit of the microprocessor.Type: ApplicationFiled: January 30, 2015Publication date: August 6, 2015Inventor: Bruno Fel
-
Publication number: 20150220457Abstract: A cryptographic processing device comprises a cipher control circuit operative to execute at least one of encryption of plaintext data and decryption of ciphertext data on the basis of conversion parameter data; and a memory cell array that includes a plurality of memory cells, the plurality of memory cells including: a memory cell in a variable state, in which a resistance value reversibly changes between a plurality of changeable resistance value ranges in accordance with an electric signal applied thereto; and a memory cell in an initial state, which does not change to the variable state unless a forming stress for changing the memory cell in the initial state to the variable state is applied thereto, a resistance value of the memory cell in the initial state being within an initial resistance value range which does not overlap with the plurality of changeable resistance value ranges, wherein in the memory cell array, data including the conversion parameter data is stored on the basis of whether each of thType: ApplicationFiled: April 13, 2015Publication date: August 6, 2015Inventors: Yoshikazu KATOH, Takuji MAEDA, Shinji INOUE, Masato SUTO
-
Publication number: 20150220458Abstract: A code protection scheme for controlling access to a memory region in an integrated circuit includes a processor with an instruction pipeline that includes multiple processing stages. A first processing stage receives one or more instructions. A second processing stage receives address information identifying a protected memory region of the memory from the first processing stage and protection information for an identified protected memory region. The protection information indicates a protection state assigned to each protected memory region. Based on the instruction type of the received instruction and the protection information associated with a particular protected memory region, the second processing stage determines whether to enable or disable access to the particular protected memory region by the processor or other external host.Type: ApplicationFiled: August 14, 2013Publication date: August 6, 2015Applicant: Synopsys, Inc.Inventors: Pranab Bhooma, Carlos Basto, Kulbhushan Kalra
-
Publication number: 20150220459Abstract: In a distributed I/O control system updating data through a network between a shared memory of a slave station performing input/output of data with plural input or output devices and a shared memory of the master station corresponding to the slave station's shared memory, the master station sets group information with respect to the input or output devices, and outputs, according to a cycle table, an input request frame specifying the shared memory in the slave station and the group information, and the slave station performs input/output of data with plural input or output devices, and determines whether an input request content specified by an input request frame from the master station is all information in the shared memory in the slave station, or information corresponding to the group information, to thereby transmit output data according to the input request content.Type: ApplicationFiled: September 4, 2012Publication date: August 6, 2015Applicant: Mitsubishi Electric CorporationInventors: Keisuke Morita, Hiroyuki Tsuji
-
Publication number: 20150220460Abstract: A method includes receiving a plurality of requests to perform accesses for associated DMA channels and arbitrating the requests. The arbitration includes selectively granting a given request of the plurality of requests based at least in part on an associated fixed priority of the request and an associated priority weighting of the request. The priority weighting regulates which request or requests of the plurality of requests are considered at a given time.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Inventors: Timothy E. Litch, Paul Zucker, William G. Durbin
-
Publication number: 20150220461Abstract: A bridge for coupling a requesting interconnect and a serving interconnect connected to a number of coherent units in a computer system includes a first interface configured to receive a read request and a number of dependent write requests that the read request depends on from the requesting interconnect; and an issuer configured to issue the received number of dependent write requests to the serving interconnect and for issuing the received read request to the serving interconnect after issuing the number of dependent write requests and before receiving write acknowledgments for the issued dependent write requests from the serving interconnect.Type: ApplicationFiled: January 20, 2015Publication date: August 6, 2015Inventors: Florian A. Auernhammer, Joseph G. McDonald
-
Publication number: 20150220462Abstract: A method of generating column signals for use by a pixel array includes connecting two or more controllable bus buffers in series. The output of each of the two or more controllable bus buffers drives an associated node. The method further includes providing a column data signal to an input of the series-connected string of two or more controllable bus buffers. The method also includes sequentially enabling each controllable bus buffer in the series-connected string of two or more controllable bus buffers, such that each node is sequentially driven. Each node is electrically coupled to an input of an associated controllable local output buffer. The method further includes sequentially enabling each of the controllable local output buffers in an order associated with the sequentially enabling of the controllable bus buffers.Type: ApplicationFiled: February 5, 2015Publication date: August 6, 2015Inventors: Jin Kuk Kim, Yong Seok Seo, Jang Ho Kim
-
Publication number: 20150220463Abstract: Storage operation requests from any device of a computing environment can be numerous and frequent. In particular, if there is a high frequency initiation of storage operation requests to store, retrieve, or modify data, then targeted storage systems have to easily and quickly decide in which order to satisfy the storage operation requests, such as when two requests occur to retrieve identical data. Storage operation requests can be prioritized at the end device instead of any intermediary device or enabling a complex ordering algorithm. Moreover, the storage on a cloud model consists of similar storage services which serve consumers of different needs. Some applications/users can afford longer service time than other applications/users. Differentiation in required service time allows price differentiation. The solution will serve premium customers faster than it serves customers who paid less.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mudi M. Fluman, Yaacov Frank, Janice M. Girouard, Yehuda Shiran
-
Publication number: 20150220464Abstract: A protection unit of an interrupt stack accessible by a CPU controlled by one software program, for storing and removing stack frame(s), the stack protection unit being coupleable to the stack and the CPU, comprising: a processor coupled to a first and a second address register; wherein, when a first stack frame is stored onto the stack and the execution of the software program is suspended by the CPU, responsive to one or more occurring hardware IRQs; the processing unit is adapted to set one access rule based on the first and second address registers, preventing: the occurring ISR to be serviced, from accessing a hardware-protected region of the stack, comprising at least the first stack frame and at least one stack frame associated with one or more suspended IRQs. A processor, a method and a computer program are also claimed.Type: ApplicationFiled: February 4, 2014Publication date: August 6, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Dirk Heisswolf, Andreas Ralph Pachl, Alexander Stephan Schilling
-
Publication number: 20150220465Abstract: A data processing system 2 includes an interrupt controller having a priority level arbitrator 10 and trigger circuitry 12. The priority level arbitrator 10 and the trigger circuitry 12 operate in parallel to process interrupt signals received by an interrupt signal receiver 6. The trigger circuitry 12 generates a trigger signal initiating interrupt processing before the priority level arbitrator 10 has completed its arbitration determination at an arbitration-completed time. If the interrupt processing triggered by the trigger signal was inappropriate, then is terminated once the result of the arbitration is known after the arbitration-completed time.Type: ApplicationFiled: December 23, 2014Publication date: August 6, 2015Inventors: Michael KENNEDY, Simon John CRASKE, Andrew TURNER, Richard Anthony LANE
-
Publication number: 20150220466Abstract: A method includes assigning a plurality of pads of an integrated circuit (IC) to a direct memory access (DMA) channel of the IC; and storing DMA requests associated with the pads in a queue such that at a given time, the queue stores data indicative of DMA requests that are associated with more than one pad.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Inventor: Subrata Roy
-
Publication number: 20150220467Abstract: To provide access to USB devices coupled to a client computing device for a user of virtual machine executing on a server, the server, in some examples, may be configured to pack USB request blocks into IP data packets and transmit the IP data packets over a network. Responsive to receiving the IP data packets, the client computing device may extract the USB request blocks from the IP data packets and provide the access to the USB devices for the virtual machine user.Type: ApplicationFiled: July 9, 2013Publication date: August 6, 2015Inventors: Hai Jin, Pei Duan, Deqing Zou
-
Publication number: 20150220468Abstract: A valve control unit includes a data reading/selecting unit, which reads each of signals transmitted onto a serial bus, and selects a flow rate data signal from among the read signals. Therefore, the valve control unit can acquire the flow rate data signal from the serial bus without allowing the flow rate data signal to pass via the master IC. As a result, it is made possible to ensure real time properties of feedback control, which adjusts a needle valve based on a measurement result of a flowmeter, while reducing a load applied to a CPU that controls the master IC. Moreover, it is not necessary to provide an additional instrument for transferring analog signals between slave devices, and accordingly, a size increase and cost increase of an apparatus can be suppressed.Type: ApplicationFiled: January 13, 2015Publication date: August 6, 2015Inventors: Takuya MIYASHITA, Satoshi SEGAWA, Naoyuki OSADA
-
Publication number: 20150220469Abstract: A bridge for coupling a requesting interconnect and a serving interconnect connected to a number of coherent units in a computer system includes N machines configured to handle requests from the requesting interconnect and for handling allocated responses from the serving interconnect, wherein each of the N machines has an allocated local count; a tracking entity configured to track priorities of the N machines for issuing received requests to the serving interconnect and for issuing received responses to the requesting interconnect based on the N local counts; a first arbiter configured to arbitrate the received requests to be issued to the serving interconnect based on the tracked priorities; and a second arbiter configured to arbitrate the received responses to be issued to the requesting interconnect based on the tracked priorities.Type: ApplicationFiled: January 20, 2015Publication date: August 6, 2015Inventors: Florian A. Auernhammer, Joseph G. McDonald
-
Publication number: 20150220470Abstract: In an embodiment, a router includes multiple input ports and output ports, where the router is of a source-synchronous hybrid network on chip (NoC) to enable communication between routers of the NoC based on transitions in control flow signals communicated between the routers. Other embodiments are described and claimed.Type: ApplicationFiled: June 28, 2013Publication date: August 6, 2015Inventors: Gregory K. Chen, Mark A. Anders, Himanshu Kaul, Sudhir K. Satpathy, Ram K. Krishnamurthy
-
Publication number: 20150220471Abstract: A communication system includes a communication wiring, at least one master node connected to the communication wiring, and at least one slave node connected to the communication wiring. The at least one master node and the at least one slave node are connected in a ring shape through the communication wiring and communicate in a start-stop synchronous communication.Type: ApplicationFiled: January 27, 2015Publication date: August 6, 2015Inventors: Kenji INAZU, Shinichirou TAGUCHI, Hirofumi YAMAMOTO, Keita HAYAKAWA, Hironobu AKITA, Shigeki OHTSUKA, Nobuaki MATSUDAIRA, Takahisa YOSHIMOTO
-
Publication number: 20150220472Abstract: Systems, methods and apparatus extract data and clocks from a multi-wire bus that includes a first lane operated in accordance with a camera control interface (CCIe) mode of operation or a first lane operated in accordance with an N! mode of operation. Timing information derived from a sequence of symbols received from the first lane may be used to deserialize data received on a second lane of the multi-wire bus or decode a sequence of symbols received on the second lane. The symbols in a pair of consecutive symbols transmitted on the first lane cause different signaling states. Data on the second lane may be deserialized using on the receive clock derived from the timing information. In a CCIe lane, the final symbol of the sequence of symbols may be suppressed or a setup condition curtailed when the final symbol produces a signaling state equivalent to the setup condition.Type: ApplicationFiled: February 4, 2015Publication date: August 6, 2015Inventor: Shoichiro Sengoku
-
Publication number: 20150220473Abstract: A semiconductor device prevents recognition failure in mutual recognition between a host and a device compliant with USB Specifications. The semiconductor device includes: an interterminal opening/closing section having a plurality of first conductivity type MOS transistors, the respective sources or drains of which are cascaded, in which the source or drain of a first-stage MOS transistor among the cascaded MOS transistors is used as a first terminal, the source or drain of a final-stage MOS transistor among the cascaded MOS transistors is used as a second terminal, and the respective gates of the cascaded MOS transistors receive a control signal for controlling the opening or short-circuiting between the first and second terminals; and a current bypass section that reduces a current flowing into either one connection node coupling the respective sources or drains of the cascaded MOS transistors.Type: ApplicationFiled: April 17, 2015Publication date: August 6, 2015Inventor: Tomofumi Higashide
-
Publication number: 20150220474Abstract: A system and a method are disclosed for receiving an infrared signal on a mobile device. The mobile device receives an infrared signal by creating an intermediate bitstream based on the received infrared signal. The intermediate bitstream is trimmed, downsampled, and demodulated in the time domain. The intermediate bitstream is then converted into a raw infrared code. The received bitstream is processed in a software layer, enabling the mobile device to process infrared signals without the use of additional hardware configured on the mobile device.Type: ApplicationFiled: February 3, 2015Publication date: August 6, 2015Inventors: Samyeer Suresh Metrani, Siva Subramanian Muthukumarasamy
-
Publication number: 20150220475Abstract: Device identification generation in electronic devices to allow external control, such as selection or reprogramming, of device identification for bus communications identification, is disclosed. In this manner, device identifications of electronic devices coupled to a common communications bus in a system can be selected or reprogrammed to ensure they are unique to avoid bus communications collisions. In certain aspects, to select or reprogram a device identification in an electronic device, an external source can be electrically coupled to the electronic device. The external source closes a circuit with a device identification generation circuit in the electronic device. The closed circuit provides a desired electrical characteristic detectable by the device identification generation circuit. The device identification generation circuit is configured to generate a device identification as a function of the detected electrical characteristics of the closed circuit from the external source.Type: ApplicationFiled: January 30, 2015Publication date: August 6, 2015Inventors: Lior Amarilio, Yossi Amon, Nir Gerber, Assaf Shacham
-
Publication number: 20150220476Abstract: An information processing apparatus includes a memory unit, a receiver unit, and a control unit. The memory unit stores unit identification information indicating a function extension unit that is permitted to transmit and receive data. When adjacent to the function extension unit, the receiver unit receives unit identification information indicating the function extension unit from the adjacent function extension unit by wireless communication. When the received unit identification information is identical with the unit identification information stored in the memory unit, the control unit permits data transmission and reception with the adjacent function extension unit via the wired transmission channel.Type: ApplicationFiled: April 1, 2015Publication date: August 6, 2015Inventors: Kouji Kojima, Takeshi Suzuki, YUICHI ITO, Naozumi Anzai, Ryouta Asagi
-
Publication number: 20150220477Abstract: According to one embodiment, filtering cached input/output (I/O) data includes receiving a current I/O transfer that is part of an ongoing data stream, and evaluating whether to filter ongoing data streams once the data stream reaches are particular size threshold. The transfer rate for the ongoing data stream may be calculated and a determination is made as to whether the transfer rate is greater than a throughput associated with a target storage device. The current I/O transfer is cached if the transfer rate is greater than the throughput associated with a target storage device, or is not cached if the transfer rate is not greater than the throughput associated with a target storage device. The current I/O transfer may be also cached if the transfer rate is less than or equal to the throughput associated with the target storage device and the I/O transfer is a write I/O transfer.Type: ApplicationFiled: April 17, 2015Publication date: August 6, 2015Inventors: Pradeep BISHT, Jiurong CHENG, Jay H. MARTINEZ
-
Publication number: 20150220478Abstract: A data storage RAID architecture system and method that daisy-chains multiple SATA disk drive storage elements to allow a single host bus adapter (HBA) to view the daisy-chain as one logical SATA disk drive is disclosed. The system/method may be broadly described as comprising a pass-thru disk drive controller (PTDDC) further comprising a pass-thru input (PTI) port, disk drive interface (DDI) port, and pass-thru output (PTO) port. The PTDDC intercepts and translates PTI port input to the requirements of a SATA disk drive connected to the DDI. Each PTDDC may be daisy-chained to other PTDDCs to permit a plethora of SATA drives to be associated with a given HBA, with the first PTDDC providing a presentation interface to the HBA integrating all SATA disk drive storage connected to the PTDDCs. Rack mounting of PTDDC-enabled SATA disk drives enables creation of inexpensive dynamically expandable petabyte-class RAID storage arrays.Type: ApplicationFiled: April 13, 2015Publication date: August 6, 2015Inventor: Kevin Mark Klughart
-
Publication number: 20150220479Abstract: Features are disclosed for facilitating content consumption among various formats or representations of a content item. An electronic device may be used to maintain a current content position when consuming a physical printed representation of a content item, either alone or in conjunction with an electronic representation of the content item. The electronic device may be used to retrieve, from a network-accessible server, a user's last position within the content item. The user may then turn to the location within the physical printed representation that corresponds to the last position within the electronic representation. Highlights, comments and other content interactions may be maintained by the electronic device and stored at the network accessible server. From there, content interaction data may be subsequently obtained by the user when resuming content consumption, either from the same device or a different device.Type: ApplicationFiled: February 13, 2015Publication date: August 6, 2015Inventor: Douglas Cho Hwang
-
Publication number: 20150220480Abstract: A communication server includes a terminal management unit managing data identifying each of a plurality of communication terminals in association with group identification data identifying a group to which the communication terminals belong; a determination unit determining, when a session for transmitting and receiving content data is established between first and second communication terminals, whether group identification information sets of the first and the second communication terminals associated with the session are the same as each other based on the group identification data; and a report unit reporting, when the group identification information sets of the first and the second communication terminals are the same as each other, shared location information indicating a location of a shared memory area shared between the first and the second communication terminals to the first and the second communication terminals associated with the session while the session is being established.Type: ApplicationFiled: September 11, 2013Publication date: August 6, 2015Inventors: Akihiro Mihara, Takahiro Asai
-
Publication number: 20150220481Abstract: A processor core executes an arithmetic processing, and allocates an area in a memory with respect to a process of reading data and writing data. An MMU receives a use request for the memory form the processor core 1 and performs the process on the memory by using a first area of the memory allocated by the processor core. An RDMA module receives an instruction to perform a data transfer process between the memory and another memory from the processor core, requests, when the area for the data transfer has not been allocated, the processor core to execute the allocation, and performs the data transfer process by using a second area that is allocated by the processor core.Type: ApplicationFiled: December 19, 2014Publication date: August 6, 2015Inventor: Teruo Tanimoto
-
Publication number: 20150220482Abstract: Certain examples described herein relate to configuring a call control context in a media gateway. The media gateway has a set of digital signal processors, each having one or more digital signal processor cores. The cores implement digital signal processor channels that are grouped into digital signal processor contexts. When a request to configure a call control context is received, certain examples described herein are configured to assign a set of digital signal processor contexts to process data streams associated with the call control context. In particular, certain examples described herein couple a first digital signal processor context to at least a second digital signal processor context using at least one digital signal processor channel in each of the first and second digital signal processor contexts.Type: ApplicationFiled: January 29, 2015Publication date: August 6, 2015Inventors: Christian LUND, Mark OVERTON, Murray ROGERS, John BATTY
-
Publication number: 20150220483Abstract: Apparatus performs various modal interval computations, while accounting for various modal interval operand configurations that are not amenable to ordinary computational operations. Upon detecting an exponent field of all 1's, the apparatus adapts various conventions involving leading bits in the fraction field of the modal interval endpoints to return a result having a useful meaning.Type: ApplicationFiled: August 15, 2013Publication date: August 6, 2015Applicant: SUNFISH STUDIO, LLCInventor: Nathan T. Hayes
-
Publication number: 20150220484Abstract: A memristor linear modeling method for a switched reluctance motor. A non-inverting operational amplifier circuit and an inverting operational amplifier circuit are employed to construct a switched reluctance motor linear phase inductance characteristic element.Type: ApplicationFiled: January 24, 2013Publication date: August 6, 2015Inventors: Hao Chen, Yan Liang, Dongsheng Yu
-
Publication number: 20150220485Abstract: Device and method for writing Discrete Fourier transform (DFT) samples in a memory in a reorder stage, the memory includes memory banks, each having a dedicated address generator. The method includes: dividing the DFT samples into R(reorder) equally sized segments, where R(reorder) is the radix value of the reorder stage of the DFT; checking whether a number of butterfly computations per cycle of a reorder stage of the DFT operation times R(reorder), denoted as P, is not larger than the number of segments; if P is larger than the number of segments: further dividing the segments or sub-segments into X equally sized sub-segments, where X is a radix value of a next stage of the DFT operation until P is not larger than the number of sub-segments; and mapping the sub-segments to the memory, each in a separate row, with an offset that includes segment offset and sub-segment offset.Type: ApplicationFiled: February 3, 2015Publication date: August 6, 2015Inventors: Noam DVORETZKI, Zeev KAPLAN
-
Publication number: 20150220486Abstract: A method and device for reducing the computational complexity of a processing algorithm, of a discrete signal, in particular of the spectral estimation and analysis of bio-signals, with minimum or no quality loss, which comprises steps of (a) choosing a domain, such that transforming the signal to the chosen domain results to an approximately sparse representation, wherein at least part of the output data vector has zero or low magnitude elements; (b) converting the original signal in the domain chosen in step (a) through a mathematical transform consisting of arithmetic operations resulting in a vector of output data; (c) reformulating the processing algorithm of the original signal in the original domain into a modified algorithm consisting of equivalent arithmetic operations in the domain chosen in step (a) to yield the expected result with the expected quality quantified in terms of a suitable application metric; (d) combining the mathematical transform of step (b) and the equivalent mathematical operatioType: ApplicationFiled: August 15, 2013Publication date: August 6, 2015Inventors: Georgios Karakonstantis, Aviinaash Sankaranarayanan, Andreas Burg, Srinivasan Murali, David Atienza Alonso
-
Publication number: 20150220487Abstract: Analysis of electronic data which comprises, for each of a set of physical entities, attribute values representing attributes of the respective physical entity and an outcome value representing an observed outcome for the entity which may be used to generate a model for predicting the outcome value for another physical entity of the same type. The data is processed using a statistical modelling method to generate a model based on the data. The method then involves calculating a case deleted estimate of the outcome value for each of the set of physical entities using the processor; calculating a measure of the deviance of the case deleted estimates from the actual outcome values in the input data; and outputting the calculated deviance measure to the data storage for retrieval by a user.Type: ApplicationFiled: November 10, 2014Publication date: August 6, 2015Inventor: Tony Lovick
-
Publication number: 20150220488Abstract: A radio-frequency interferometry method for determining parameters of motion of a moving object from phase difference information from an antenna baseline formed of two antennas. At each of a plurality of observation events, compute a posterior probability density function from the phase differences from the baseline, separate the modes with a threshold value of probability density, and compute a probability of each mode. For each possible sequence of modes, determine a mode sequence probability as the product of the probabilities of each mode in that sequence, estimate a ?2 goodness of fit function based on an assumed type of motion. Determine the net probability of each possible sequence of modes as the product of a relative probability derived from the ?2 and the mode sequence probability. Alternately, two or more parallel or colinear baselines are used, and the posterior PDF is a combined PDF over each of the baselines.Type: ApplicationFiled: February 5, 2015Publication date: August 6, 2015Applicant: The Government of the US, as represented by the Secretary of the NavyInventor: Liam M. Healy
-
Publication number: 20150220489Abstract: A product inspection device that includes a measuring section, a deemed standard deviation calculation unit, a measurement value standard deviation calculation unit, a determination unit, and a risk calculation unit. The measuring section measures characteristic values of products, the deemed standard deviation calculation unit calculates a deemed standard deviation, and the risk calculation unit calculates a consumer risk and a producer risk based on at least one of an average value of the measured characteristic values of some of the products contained in a measured product lot, the deemed standard deviation, or the measurement value standard deviation. The determination unit changes a inspection standard based on at least one of the calculated consumer risk or the calculated producer risk, and determines whether or not all the products contained in the product lot are non-defective articles with the changed inspection standard as a reference.Type: ApplicationFiled: April 14, 2015Publication date: August 6, 2015Inventor: Teruhisa Tsuru
-
Publication number: 20150220490Abstract: Method and system for processing a page-image based input document such as PDF and generate output documents, in a page-image based format or another format, which have a different layout than the original document. Certain contents in the original document removed and other contents are reorganized in this process. The method is used to re-target documents for different types of display devices, such as desktop and laptop computers, tablet computers, e-readers, smart phones, etc. When generating the output documents, the method takes into consideration the different form factors of the display devices as well as the different types of user input devices and methods such as touch screen (including different gestures used, whether stylus or finger is used for input, etc.), physical keyboard, mouse, etc. used by the targeted display device, so that each output documents is optimized for a particular type of display device.Type: ApplicationFiled: January 31, 2014Publication date: August 6, 2015Applicant: KONICA MINOLTA LABORATORY U.S.A., INC.Inventor: Daniel Barber
-
Publication number: 20150220491Abstract: Embodiments of the present invention are directed to creating, viewing, and/or editing a composite document. A composite document can be created based on a base document. The base document can include references to content in reference documents. References can be identified based on reference definitions, and reference data can be extracted from the reference document and embedded into the base document. A control mark can be added to the base document corresponding to the reference. A user can select the control mark to display or hide the embedded reference data. This adds the relevant referenced content from the reference document to the base document. This allows the user to quickly and efficiently review the referenced content while viewing the base document, without the human and computing overhead required for the user to manually find the reference document and identify the relevant portion of the reference document.Type: ApplicationFiled: February 3, 2014Publication date: August 6, 2015Applicant: ORACLE INTERNATIONAL CORPORATIONInventors: Neil Cochrane, Michael Yawn, Campegius Bronkhorst
-
Publication number: 20150220492Abstract: Embodiments of the invention provide methods and supporting systems for programmatically inserting highly-relevant content (“inserted content” or “display items”) into existing electronic content (“native content”) such as websites and WAP-enabled domains. The addition of the content considers various attributes of the native content into which the inserted content is to be placed, the user viewing the content, the device on which the content is being placed, the structure of the content, metadata related to the content and/or the content domain, the inserted content itself, as well as many other attributes that may be specific to the instance, or, in some cases, may even be random. The insertion process also uses an insertion strategy to direct how, when and in what form the inserted content is placed into the native content.Type: ApplicationFiled: October 14, 2014Publication date: August 6, 2015Applicant: Swoop Inc.Inventors: Simeon Simeonov, James Echmalian, Yongdeng Chen, James R. Morrin, Jr., Tyler Morrison, Joseph R. Ferris
-
Publication number: 20150220493Abstract: There is provided a display control apparatus. An acquisition unit acquires document information including a main body and information on one or a plurality of charts. A first display control unit causes at least a portion of the maim body included in the document information to be displayed on a first display screen. A second display control unit causes, among the one or plurality of charts, a chart associated with the portion of the main body displayed on the first display screen to be displayed on a second display screen.Type: ApplicationFiled: April 16, 2015Publication date: August 6, 2015Applicant: FUJI XEROX CO., LTD.Inventors: Eisaku HAYASHI, Hiroyuki SAYUDA, Daisuke TATSUMI, Takeshi ONISHI
-
Publication number: 20150220494Abstract: A method and apparatus for displaying an individualized font are disclosed. The method includes: according to character information input by a user, creating a font template consistent with writing habits of the user; according to the font template, creating a character library consistent with the writing habits of the user; and applying the character library to a terminal, and according to characters in the character library, displaying a character on the terminal. The embodiments of the present invention achieve the object of displaying an individualized font on a terminal by creating a character library consistent with the writing habits of a user, thereby increasing the display characteristics of the terminal and improving the user experience.Type: ApplicationFiled: July 15, 2013Publication date: August 6, 2015Inventors: Lei Qin, Chao Ma
-
Publication number: 20150220495Abstract: A display data generation method used in a computer including an output module, includes generating display data of page numbers for scrollably displaying page numbers of a plurality of pages each containing predetermined item information, to output the display data of page numbers from the output module, retrieving page information indicating a same number of pages as a number of page numbers displayed in a distance corresponding to a distance between two points in a display region in which the page numbers are displayed when the two points are specified by the user, wherein the number of page numbers are calculated based on the distance between the two points and the distance between adjacent page numbers displayed in the display region, and generating item display data for displaying item information contained in the pages indicated in the retrieved page information, to output the item display data from the output module.Type: ApplicationFiled: January 28, 2015Publication date: August 6, 2015Inventor: Daisuke Takayama
-
Publication number: 20150220496Abstract: A method for dynamic theme switching utilizing content stylesheet (CSS) sprites is provided. A user interface (UI) is defined for a computer program. A display of the UI is formatted according to a stylesheet and includes different UI controls. The display characteristics of the UI controls are defined according to a theme and multiple different themes are specified for the UI controls with only a single theme applied at a time. The UI controls are grouped with a particular theme applied within a single image as a CSS sprite. Further, the same UI controls are separately grouped with a different theme applied within a single image as a different CSS sprite. Consequently, a display of the UI according to one theme can be dynamically switched to a different theme by referencing the different CSS sprite in the stylesheet in lieu of the CSS sprite of the one theme.Type: ApplicationFiled: February 6, 2014Publication date: August 6, 2015Applicant: SugarCRM Inc.Inventor: Jelle Vink
-
Publication number: 20150220497Abstract: Batch generating of links to documents in which named content is automatically discovered within documents is disclosed. A selection of a plurality of documents is received from a user. Then, a list of search terms each correlated to a hyperlink destination is generated from the received selection of the electronic documents. Each of the plurality of electronic documents is scanned for text strings that match search terms stored in a list. Without user intervention, activatable hyperlinks from the matched text strings in the plurality of electronic documents are generated. Activatable hyperlinks to the respective matched text strings in each of the plurality of electronic documents are appended.Type: ApplicationFiled: February 3, 2014Publication date: August 6, 2015Applicant: Bluebeam Software, Inc.Inventors: Jack Kutilek, Peter Noyes
-
Publication number: 20150220498Abstract: Embodiments are described herein that allow for remote creation of a playback queue. In one aspect, a method is provided that involves (1) receiving by a computing device an electronic invitation to add a media item(s) to a playback queue of a media playback system, where the electronic invitation comprises a link to access information identifying a set of media items available for playback by the media playback system, and where the computing device and the media playback system are communicatively coupled via at least a WAN, (2) causing by the computing device a graphical display to display the information identifying the set of media items available for playback, and (3) sending by the computing device selection data that indicates a selection of a particular media item from the set of media items to be added to the playback queue of the media playback system.Type: ApplicationFiled: February 5, 2014Publication date: August 6, 2015Applicant: Sonos, Inc.Inventors: Jaime Munoz, Jonathan D. Garn, Michael Lemmon, Dave Taylor
-
Publication number: 20150220499Abstract: Social networking systems benefit from techniques that improve the ability of users to share online content with other users of a social networking system. In one embodiment, when a user types, pastes, or otherwise inserts a URL, or some other hyperlink, into a message or post to the social networking system, a set of data on the referenced hyperlink target is acquired and stored on a server of the social networking system. The stored data is analyzed, to automatically generate a preview for the hyperlink; and the hyperlink preview is transmitted to the client device for approval. In one embodiment, follow-up actions related to the content are performed when the content is posed, which enables users to perform social graph actions to user nodes and concept nodes related to the message or post. In one embodiment, the shared content is cached on the social networking system.Type: ApplicationFiled: February 6, 2014Publication date: August 6, 2015Inventor: Vojin Katic