Patents Issued in July 26, 2016
-
Patent number: 9400725Abstract: The present disclosure generally relates to the automated testing of a system that includes software or hardware components. In some embodiments, a testing framework generates a set of test cases for a system under test using a grammar. Each test case may perform an action, such as provide an input to the system under test, and result in an output from the system under test. The inputs and outputs are then compared to the expected results to determine whether the system under test is performing correctly. Specifically, the system under test may be analyzed to determine whether it is capable of properly processing control instructions and input signals and/or generating expected output control signals and additional control/feedback information. The data can then be interpreted in the grammar system and/or used as input to a fault isolation engine to determine anomalies in the system under test.Type: GrantFiled: January 30, 2015Date of Patent: July 26, 2016Assignee: Wurldtech Security TechnologiesInventors: Nathan John Walter Kube, Frank Marcus
-
Patent number: 9400726Abstract: A method of monitoring power usage includes 1) accessing power usage data for power distribution unit infeeds of a plurality of power distribution units; 2) accessing stored circuit descriptions describing interconnections of the power distribution unit infeeds to a number of power feed circuits; 3) transforming the plurality of power distribution units into a power usage monitor for monitoring power usage of the power feed circuits by aggregating at least some of the power usage data based on the interconnections of the power distribution unit infeeds to the number of power feed circuits; and 4) outputting representations of the aggregated power usage data.Type: GrantFiled: March 23, 2012Date of Patent: July 26, 2016Assignee: Server Technology, Inc.Inventors: Calvin Nicholson, Michael Gordon
-
Patent number: 9400727Abstract: A virtual machine console is recorded. A method for monitoring a virtual machine may comprise monitoring a virtualization environment, detecting a new virtual machine and associated console, creating an additional instantiation of the console by generating a reflection of the console on a video capture device and recording a real time video of an image of the additional instantiation of the console on the video capture device. Prior to recording, the image may be analyzed to determine a change and the recording of the image can be triggered based upon the analysis.Type: GrantFiled: May 15, 2012Date of Patent: July 26, 2016Assignee: CA, Inc.Inventors: Nir Barak, Itzhak Fadida, Amir Jerbi
-
Patent number: 9400728Abstract: A method and system for real-time monitoring of processes to obtain job data of jobs running on different non-compatible platforms with a Java monitoring agent, then saving, reporting and making the job data available at any time for viewing by a system administrator on a single display monitor.Type: GrantFiled: January 14, 2013Date of Patent: July 26, 2016Assignee: Wal-Mart Stores, Inc.Inventors: Suman Pattnaik, Michael Rex, Suchithra Jayakumar, John Davies, Nelson Gelua, Madhusmita Rath
-
Patent number: 9400729Abstract: Devices and methods may allow for a first process associated with a probe process to receive a message transmitted across a network from a second process, the message including data and an identifier for the second process. The probe process may transmit identifiers for the first and second process to a server. A server may receive a message from a probe process including entity identifiers, and update a record recording a connection between the entities.Type: GrantFiled: October 29, 2010Date of Patent: July 26, 2016Assignee: Hewlett Packard Enterprise Development LPInventor: Constantinos Papadopoulos
-
Patent number: 9400730Abstract: In a virtual machine system where a first stage VM and a second stage VM generated on the first stage VM are executed, a processor is configured to perform a first determination as to whether to physically instruct to start execution caused by a virtual execution start of the second stage VM and a second determination as to whether a physical end is detected as a result of a virtual end of the second stage VM, and calculate an execution time of the second stage VM based on results of the first determination and the second determination.Type: GrantFiled: April 3, 2014Date of Patent: July 26, 2016Assignee: Hitachi, Ltd.Inventor: Yuji Kobayashi
-
Patent number: 9400731Abstract: In a computing environment, common attributes of one or more computing resources are identified for which a predicted probability of an event associated with the one or more computing resources is to be determined. A first predicted probability of the event based on data associated with actual occurrences of the events is calculated. A second predicted probability of the event is calculated based on updated data associated with the event.Type: GrantFiled: April 23, 2014Date of Patent: July 26, 2016Assignee: Amazon Technologies, Inc.Inventor: Eric Scott Preece
-
Patent number: 9400732Abstract: A method and system includes calculating a performance metric for each of a plurality of builds of a software application in view of a respective performance test result associated with each of the plurality of builds, calculating a respective difference in performance metrics for each pair of consecutive builds of the plurality of builds, determining a largest performance drop in view of respective differences in the performance metrics among the pairs of consecutive builds of the plurality of builds, wherein the largest performance drop is associated with a first pair of consecutive builds comprising a first build and a second build, determining, by a processing device, a confidence level associated with the largest performance drop in view of performance test results associated with the first build and the second build, in response to determining that the confidence level is greater than or equal to a threshold, identifying one of the first build or the second build as a problematic build of the software aType: GrantFiled: May 20, 2014Date of Patent: July 26, 2016Assignee: Red Hat Israel, Ltd.Inventor: Ronen Hod
-
Patent number: 9400733Abstract: A pattern matching framework for log analysis is described. In one or more implementations, one or more inputs are received via a user interface of a computing device that describe a filter pattern that specifies data that is to be matched and extracted from a log and a projection pattern that specifies how at least a portion of the data extracted using the filter pattern is to be output. A query is formed from the filter pattern and the projection pattern by the computing device that is configured to analyze the log.Type: GrantFiled: December 1, 2010Date of Patent: July 26, 2016Assignee: Microsoft Technology Licensing, LLCInventor: Robin Abraham
-
Patent number: 9400734Abstract: Apparatuses and methods implemented therein are disclosed for generating event codes that include the source of the events that caused the generation of the event codes. In one embodiment the apparatus comprises a memory, a processor, logic element and an event generator. The memory is configured to store instructions corresponding to a scheduler and instructions corresponding to a first thread and a second thread. The processor is configured to execute instructions corresponding to the scheduler wherein the scheduler selects a one of the first or second thread wherein the processor executes instructions corresponding to the selected one of the first or second thread. The logic element is configured to receive an identifier corresponding to the selected thread and a received asynchronous event. The logic element produces a concatenated event identifier comprising the thread identifier and the received asynchronous event.Type: GrantFiled: May 13, 2014Date of Patent: July 26, 2016Assignee: SanDisk Technologies LLCInventors: Arseniy Aharonov, David Brief, Asaf Gueta
-
Patent number: 9400735Abstract: A first set of data associated with a plurality of data sources is analyzed to determine a plurality of relationships among the first set of data. First rules are generated first rules based, at least in part, on the first set of data, wherein a first of the first rules indicates a first software defect and a cause of the first software defect, wherein a second of the first rules indicates a solution to the first software defect. Determining that the solution to the first software defect is a possible solution to a second software defect is made based, at least in part, on the first and second of the first rules. An indication that first set of data has been modified is received. A relationship between the first set of data and a second set of data associated with the plurality of data sources is determined.Type: GrantFiled: July 27, 2015Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Wei Huang, Jian Li, Su Liu, Shunguo Yan
-
Patent number: 9400736Abstract: Embodiments of the invention relate to transforming a program-event-recording event into a run-time instrumentation event. An aspect of the invention includes a method for transforming a program-event-recording event into a run-time instrumentation event. The method includes enabling run-time instrumentation for collecting instrumentation information of an instruction stream executing on a processor. The method also includes detecting, by the processor, a program-event-recording (PER) event, the PER event associated with the instruction stream executing on the processor. The method further includes writing a PER event record to a collection buffer as a run-time instrumentation event based on detecting the PER event, the PER event record identifying the PER event.Type: GrantFiled: March 5, 2013Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles W. Gainey, Jr., Michael K. Gschwind
-
Patent number: 9400737Abstract: A method, computer program product, and computer system for receiving, by a computing device, a selection of one or more files for which to have one or more automated unit tests generated for an application under test. An action in the application under test is received while the application under test is used. Behavior data of how the application under test responds to the action is tracked. An automated unit test of the one or more automated unit tests is generated for underlying code of the application under test invoked when receiving the action based upon, at least in part, the behavior data of how the application under test responds to the action.Type: GrantFiled: August 7, 2014Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Bernadette A. Carter, Pratyush Dhruv, Corrie H Y Kwan, Robert Retchless, Lauren J. Hayward Schaefer, Cesar A. Wong
-
Patent number: 9400738Abstract: A method, computer program product, and computer system for receiving, by a computing device, a selection of one or more files for which to have one or more automated unit tests generated for an application under test. An action in the application under test is received while the application under test is used. Behavior data of how the application under test responds to the action is tracked. An automated unit test of the one or more automated unit tests is generated for underlying code of the application under test invoked when receiving the action based upon, at least in part, the behavior data of how the application under test responds to the action.Type: GrantFiled: April 14, 2015Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Bernadette A. Carter, Pratyush Dhruv, Corrie H Y Kwan, Robert Retchless, Lauren J. Hayward Schaefer, Cesar A. Wong
-
Patent number: 9400739Abstract: According to one aspect of the present disclosure, a system and technique for capacity forecasting is disclosed. The system includes a host having a processor unit and a memory. Resource data stored associated with an environment is stored in the memory, the resource data comprising inventory information of applications, processing resources and storage resources of the environment. A ledger module is executable by a processor unit to: create a capacity-associated transaction; identify and link at least one of an application, processing resource and storage resource to the transaction from the resource data; determine an initiation time and duration associated with the transaction; and forecast a change in capacity of at least one linked storage resource for the transaction and a time of the change in capacity.Type: GrantFiled: November 1, 2013Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sonia Cheng, Pamela H. Hurwitch, Roman Kisin, Anirudh Oswal, Deidre Paknad, Irina Simpson
-
Patent number: 9400740Abstract: According to one aspect of the present disclosure, a method and technique for capacity forecasting is disclosed. The method includes: storing, in a memory, resource data associated with an environment, the resource data comprising inventory information of applications, processing resources and storage resources of the environment; and providing a ledger module executable by a processor unit to: create a capacity-associated transaction; identify and link at least one of an application, processing resource and storage resource to the transaction from the resource data; determine an initiation time and duration associated with the transaction; and forecast a change in capacity of at least one linked storage resource for the transaction and a time of the change in capacity.Type: GrantFiled: December 8, 2013Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Sonia Cheng, Pamela H. Hurwitch, Roman Kisin, Anirudh Oswal, Deidre Paknad, Irina Simpson
-
Patent number: 9400741Abstract: Reclaiming storage from a file system hosting of storage objects includes assigning objects and respective files to version sets, each version set containing a primary object and respective snapshots. Each block of storage is associated with the version set of the file(s) that contain the block. Blocks residing in an extent that is to be reclaimed are identified, and for each block (i) an offset is obtained that specifies a location of the block in a file, (ii) files whose objects are assigned to the version set associated with the block are identified, (iii) a block pointer at the location in each of the identified underlying files is examined, and for each file whose block pointer points to the block, updating the block pointer to point to a new block location outside of the extent, to which the block is moved.Type: GrantFiled: June 30, 2014Date of Patent: July 26, 2016Assignee: EMC CorporationInventors: Jean-Pierre Bono, William C. Davenport, Alexander Mathews, Philippe Armangau
-
Patent number: 9400742Abstract: A storage control device of an outboard motor writing operation history information of the outboard motor to a nonvolatile memory by using an electric power generated by driving of an internal combustion engine, the storage control device includes a stop instruction detecting unit detecting a stop instruction of the driving of the internal combustion engine by a boat operator, a writing unit writing the operation history information to the nonvolatile memory in accordance with the stop instruction detected by the stop instruction detecting unit, a write judgment unit judging whether or not the operation history information is written to the nonvolatile memory by the writing unit, and a stop processing unit stopping the driving of the internal combustion engine after it is judged that the operation history information is written to the nonvolatile memory by the write judgment unit.Type: GrantFiled: March 18, 2013Date of Patent: July 26, 2016Assignee: SUZUKI MOTOR CORPORATIONInventor: Tomohiko Miyaki
-
Patent number: 9400743Abstract: An electronic control apparatus includes: a plurality of processing devices each having a rewritable non-volatile memory and each executing a predetermined process in accordance with stored data that is stored in the non-volatile memory, wherein one of the processing devices extracts, from rewriting data transmitted from an external rewriting apparatus and including a plurality of individual rewriting data each corresponding to one of a plurality of dedicated address ranges, one of the individual rewriting data which corresponds to one of the dedicated address ranges that is individually allocated in advance for the one of the processing devices, and rewrites the stored data that is stored in the non-volatile memory of the one of the processing devices by using the one of the individual rewriting data.Type: GrantFiled: June 20, 2013Date of Patent: July 26, 2016Assignee: KEIHIN CORPORATIONInventor: Hiroshi Sato
-
Patent number: 9400744Abstract: A flash memory system comprises a logic block interface operable to receive a write command from a host computer, the write command specifying data and a write destination address in a flash memory device, the flash memory device operable to store data at a complementary address corresponding to the specified write destination address. The system further comprises a journal communicatively coupled to the flash memory device and the logic block interface operable to temporarily store data from the complementary address of the flash memory device, and to provide the stored data in the journal to be restored to the flash memory device at the complementary address in the event of an error occurring while executing the write command.Type: GrantFiled: October 29, 2013Date of Patent: July 26, 2016Assignee: MANGSTOR, INC.Inventors: Trevor Smith, Ashwin Kamath
-
Patent number: 9400745Abstract: A storage system includes a memory controller connected to a solid state memory device and a read status table that tracks a pending read from the solid state memory device and a physical address of the solid state memory device that is associated with the pending read. The memory controller releases the physical address for reassignment when the read status table indicates that no pending reads are associated with the physical address. In certain embodiments, the read status table may be included within the memory controller. In certain embodiments, subsequent to the release of the physical address, erase operations may erase data at the physical address and the physical address may be reassigned to a new logical address by ensuing host write operations.Type: GrantFiled: November 6, 2013Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Charles J. Camp, Timothy J. Fisher, Kevin E. Sallese
-
Patent number: 9400746Abstract: A FLASH memory control technique with wear leveling between the different blocks of the FLASH memory. By a controller managing the blocks of a FLASH memory within a data storage device, some of the blocks are pushed into a spare queue waiting to be allocated as data blocks or system blocks and some blocks are pushed into a jail queue to be inaccessible. When the jail queue is full and any block within the spare queue has an erase count greater than any block within the jail queue, for wear leveling between the different blocks within the FLASH memory, the controller releases a first block selected from the jail queue and pushes a second block selected from the spare queue into the jail queue.Type: GrantFiled: March 3, 2014Date of Patent: July 26, 2016Assignee: SILICON MOTION, INC.Inventor: Po-Chia Chu
-
Patent number: 9400747Abstract: A data storage device includes a non-volatile memory and a controller. A method includes sending a memory command from the controller to the non-volatile memory. The memory command indicates multiple sense operations to be performed at a single plane of the non-volatile memory.Type: GrantFiled: April 29, 2014Date of Patent: July 26, 2016Assignee: SANDISK TECHNOLOGIES LLCInventors: Daniel Edward Tuers, Abhijeet Manohar, Mark Murin, Mark Shlick, Menahem Lasser
-
Patent number: 9400748Abstract: A method may comprise receiving a page of data to be stored on a storage resource. The method may also comprise determining, for each particular inversion mode of a plurality of inversion modes, the number of bits of the page of data to be inverted to store a representation of the page of data in accordance with the particular inversion mode. The method may additionally comprise determining a selected inversion mode from the plurality of inversion modes for the page of data, the selected inversion mode comprising the inversion mode for which the least number of physical bit transitions are required to store the representation of the page of data in accordance with the selected inversion mode. The method may further comprise storing the representation of the page of data in a data memory in accordance with the inversion mode.Type: GrantFiled: January 13, 2015Date of Patent: July 26, 2016Assignee: Dell Products L.P.Inventors: Gary B. Kotzur, William Price Dawkins
-
Patent number: 9400749Abstract: This disclosure provides for host-controller cooperation in managing NAND flash memory. The controller maintains information for each erase unit which tracks memory usage. This information assists the host in making decisions about specific operations, for example, initiating garbage collection, space reclamation, wear leveling or other operations. For example, metadata can be provided to the host identifying whether each page of an erase unit has been released, and the host can specifically then command each of consolidation and erase using direct addressing. By redefining host-controller responsibilities in this manner, much of the overhead association with FTL functions can be substantially removed from the memory controller, with the host directly specifying physical addresses. This reduces performance unpredictability and overhead, thereby facilitating integration of solid state drives (SSDs) with other forms of storage.Type: GrantFiled: January 28, 2016Date of Patent: July 26, 2016Assignee: Radian Memory Systems, LLCInventors: Andrey V. Kuzmin, Mike Jadon, Richard M. Mathews
-
Patent number: 9400750Abstract: A random data reading method of a nonvolatile memory device includes receiving an initial seed corresponding to a selected page of the nonvolatile memory device and relative location information of read-requested random data in the selected page. The method further includes generating a seed for randomizing the random data by subjecting the initial seed and the location information to a finite field arithmetic operation, and de-randomizing the random data based on a random sequence generated from the seed.Type: GrantFiled: August 28, 2014Date of Patent: July 26, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Kijun Lee, Jaehong Kim, Sejin Lim, Jungsoo Chung
-
Patent number: 9400751Abstract: Embodiments relate to counter-based wide fetch management. An aspect includes assigning a counter to a first memory region in a main memory that is allocated to a first application that is executed by a processor of a computer. Another aspect includes maintaining, by the counter, a count of a number of times adjacent cache lines in the cache memory that correspond to the first memory region are touched by the processor. Another aspect includes determining an update to a data fetch width indicator corresponding to the first memory region based on the counter. Another aspect includes sending a hardware notification from a counter management module to supervisory software of the computer of the update to the data fetch width indicator. Yet another aspect includes updating, by the supervisory software, the data fetch width indicator of the first memory region in the main memory based on the hardware notification.Type: GrantFiled: September 11, 2014Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael K. Gschwind, Jose E. Moreira
-
Patent number: 9400752Abstract: A load request is received to retrieve a piece of data from a location in memory and the load request follows one or more store requests in a set of instructions to store a piece of data in the location in memory. One or more possible locations in a cache for a piece of data corresponding to the location in memory is determined. Each possible location of the one or more possible locations in the cache is determined. It is then determined if at least one location of the one or more possible locations contains data to be stored in the location in memory. Data in one location of the at least one location is loaded, the data in the one location is from a store request of the one or more store requests and the store request is closest in the set of instructions to the load request.Type: GrantFiled: March 31, 2016Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Khary J. Alexander, Jonathan T. Hsieh, Christian Jacobi, James R. Mitchell
-
Patent number: 9400753Abstract: According to an embodiment, a control system includes a detector, an estimating unit, a determining unit, and a controller. The detector detects an idle state. The estimating unit estimates an idle period. When the idle state is detected, the determining unit determines whether a first power consumption when writeback of data which needs to be written back to a main storage device is performed and supply of power to a cache memory is stopped, is larger than a second power consumption when writeback of the data is not performed and supply of power is continued for the idle period. The controller stops the supply of power to the cache memory when the first power consumption is determined to be smaller than the second power consumption and continues the supply of power when the first power consumption is determined to be larger than the second power consumption.Type: GrantFiled: April 13, 2015Date of Patent: July 26, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Masaya Tarui, Koichi Fujisaki, Hiroyoshi Haruki, Tatsunori Kanai, Haruhiko Toyama, Tetsuro Kimura, Junichi Segawa, Yusuke Shirota, Satoshi Shirai, Akihiro Shibata
-
Patent number: 9400754Abstract: Embodiments of the invention relate to mitigating page eviction from cache memory. Pages of data in the cache are compressed, and are periodically swapped to a physical storage device to create space in the cache for additional pages. To avoid the impact of eviction latencies, an asynchronous thread scanning process scans the cache for any pages that are not committed to the storage device, decompresses a selected one of the pages, and asynchronously writes the decompressed page copy to the physical storage device. The compressed copy of the selected page remains in the cache during the asynchronous write with an indicator for the page set to convey that a replica of the page has been written to physical storage, allowing for efficient eviction from the in-memory pool at a later time.Type: GrantFiled: December 19, 2013Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Jenifer Hopper, Mark A. Peloquin, Steven L. Pratt, Karl M. Rister
-
Patent number: 9400755Abstract: A microelectronic memory may be password access protected. A controller may maintain a register with requirements for accessing particular memory locations to initiate a security protocol. A mapping may correlate which regions within a memory array are password protected. Thus, a controller can use a register and the mapping to determine whether a particular granularity of memory is password protected, what the protection is, and what protection should be implemented. As a result, in some embodiments, a programmable password protection scheme may be utilized to control a variety of different types of accesses to particular regions of a memory array.Type: GrantFiled: April 23, 2015Date of Patent: July 26, 2016Assignee: Micron Technology, Inc.Inventors: William Stafford, Todd Legler, David Kiss
-
Patent number: 9400756Abstract: An adapter for converting signals in a first format to signals in a second format for enabling a personal electronic device such as laptop computer, tablet computer, smartphone and the like, to communicate with a contactless smart card reader via another adapter. Embodiments include an adapter for enabling a personal electronic device to communicate, via communication channel comprising data signals over universal serial bus (USB) channel, with a contactless smart card reader.Type: GrantFiled: January 23, 2014Date of Patent: July 26, 2016Assignee: On Track Innovations Ltd.Inventors: Nehemya Itay, Nir Gazit, Yaacov Haroosh, George Kaplun
-
Patent number: 9400757Abstract: A method is provided including running an application on a computer having a display, wherein the application requires external network access. The method further includes determining a number of people gathered around the computer, and automatically changing the network priority of the application as a function of the number of people determined to be gathered around the computer. The number of people gathered around the computer is preferably determined using a facial recognition module to analyze an image captured by a camera of the computer or using a speech recognition module to analyze sound captured by a microphone of the computer.Type: GrantFiled: December 12, 2013Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Gary D. Cudak, Lydia M. Do, Christopher J. Hardee, Adam Roberts
-
Patent number: 9400758Abstract: The present invention relates to a reset method and a network device. The method includes: receiving, by an SPI Flash, a reset instruction sent by a processor; and performing reset processing corresponding to the reset instruction according to the reset instruction, where the reset instruction includes interrupting a current operation, recording interruption state information when the current operation is interrupted, and setting a current state to a state of responding to a read instruction of the processor; after finishing the reset operation, sending, by the processor, a read instruction to the SPI Flash, and receiving interruption state information sent by the SPI Flash according to the read instruction; and then determining, according to the interruption state information, whether the interrupted operation in the SPI Flash needs to be continued, and if yes, sending an instruction of continuing the interrupted operation to the SPI Flash.Type: GrantFiled: November 5, 2013Date of Patent: July 26, 2016Assignee: Huawei Technologies Co., Ltd.Inventors: Kuichao Song, Junyang Rao, Qiang Liu
-
Patent number: 9400759Abstract: Methods and structure are provided for cache load balancing in storage controllers that utilize Solid State Drive (SSD) caches. One embodiment is a storage controller of a storage system. The storage controller includes a host interface operable to receive Input and Output (I/O) operations from a host computer. The storage controller also includes a cache memory that includes an SSD. Further, the storage controller includes a cache manager that is distinct from the cache memory. The cache manager is able to determine physical locations in the multiple SSDs that are unused, to identify an unused location that was written to a longer period of time ago than other unused locations, and to store a received I/O operation in the identified physical location. Further, the cache manager is able to trigger transmission of the stored I/O operations to storage devices of the storage system for processing.Type: GrantFiled: July 9, 2015Date of Patent: July 26, 2016Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Parag R. Maharana, Kishore K. Sampathkumar
-
Patent number: 9400760Abstract: An information processor includes a plurality of first processing units; and a direct memory access unit coupled to at least one first processing unit. The information processor includes at least one first memory unit coupled to the direct memory access unit. The first memory unit includes a second memory unit. The first memory unit includes a second processing unit for processing data stored in the second memory unit. The second memory unit is adapted to be accessed by at least one first processing unit through the direct memory access unit, and the second processing unit is separate from the plurality of first processing units and the direct memory access unit. The first memory unit includes at least one register to be accessed by the at least one first processing unit and the second processing unit. The second processing unit is for receiving operation instructions from the at least one register.Type: GrantFiled: November 12, 2015Date of Patent: July 26, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Shyh-An Chi
-
Patent number: 9400761Abstract: A management system according to an example of the invention selects a standby combination candidate of an arrangement position candidate of a standby computer and an arrangement position candidate of a standby I/O adapter. The management system specifies a plurality of active combinations of an arrangement position of an active computer and an arrangement position of an active I/O adapter. The management system selects a switch method applicable between the standby combination candidate and each of the plurality of active combinations from a plurality of switch methods. The management system determines a priority of the selected switch method by referring to priority information associating each of the plurality of switch methods and the priority. The management system evaluates the standby combination candidate based on the determined priority of the selected switch method.Type: GrantFiled: January 19, 2012Date of Patent: July 26, 2016Assignee: Hitachi, Ltd.Inventors: Wakayuki Hishida, Tomohito Uchida
-
Patent number: 9400762Abstract: An integrated device able to simplify interconnects up to memories, able to prevent a reduction of performance due to an increase of area and longer interconnects, and able to speed up memory access. An input/output port of a processing module, memory interfaces, and memory banks are connected by connection interconnects arranged in a matrix in a first direction and a second direction above an arrangement region of a plurality of memory macros. As connection interconnects, command information interconnects and data interconnects are included. The command information interconnects are formed by private interconnects, while the data interconnects are formed by private interconnects for at least the second direction interconnects.Type: GrantFiled: February 16, 2012Date of Patent: July 26, 2016Assignee: Sony CorporationInventor: Motofumi Kashiwaya
-
Patent number: 9400763Abstract: Expansion boxes have been traditionally used to provide additional expansion slots to those that are provided in the computer system. As the speed of expansion busses has increased, it has become increasingly difficult to provide an expansion box and interconnect to that expansion box that is reliable and low cost. For example, PCI Express Gen 3 provides a very high speed interconnect, allowing data rates up to 32 GBytes/sec in some configurations. Various techniques to maintain the signal integrity of this expansion bus, even over distances greater than 1 meter, are disclosed. Some of these techniques include proper selection of cable impedance, proper selection of PC board materials, and specific PC layout guidelines.Type: GrantFiled: February 24, 2014Date of Patent: July 26, 2016Assignee: RJ Intellectual Properties, LLCInventors: Mateusz Stanislawski, Damian Wieczorek
-
Patent number: 9400764Abstract: Electrical interfaces, addressing schemes, and command protocols allow for communications with memory modules in computing devices such as imaging and printing devices. Memory modules may be assigned an address through a set of discrete voltages. One, multiple, or all of the memory modules may be addressed with a single command, which may be an increment counter command, a write command, a punch out bit field, or a cryptographic command. The commands may be transmitted using a broadcast scheme or a split transaction scheme. The status of the memory modules may be determined by sampling a single signal that may be at a low, high, or intermediate voltage level.Type: GrantFiled: October 14, 2013Date of Patent: July 26, 2016Assignee: Lexmark International, Inc.Inventors: James Ronald Booth, Bryan Scott Willett
-
Patent number: 9400765Abstract: Apparatus for calculating service life expectancy of wellbore intervention tools comprising one or more sensors, power means, control means and wireless connectivity means. Also a method of the measuring and calculating the service life expectancy of wellbore intervention tools using this apparatus.Type: GrantFiled: November 30, 2010Date of Patent: July 26, 2016Assignee: Sensor Development ASInventor: Oivind Godager
-
Patent number: 9400766Abstract: An apparatus comprises a decoder and an actuator. The decoder is configured to receive a signal comprising a target olfactory pleasantness, to determine one or more combinations of odors which produce the target olfactory pleasantness, and to select a given one of the combinations of odors. The actuator is coupled to the decoder and configured to utilize the given combination of odors to produce an odor with the target olfactory pleasantness.Type: GrantFiled: April 26, 2013Date of Patent: July 26, 2016Assignee: International Business Machines CorporationInventors: Yi-Min Chee, Angela Schoergendorfer, Lav R. Varshney
-
Patent number: 9400767Abstract: Embodiments relate to subgraph-based distributed graph processing. An aspect includes receiving an input graph comprising a plurality of vertices. Another aspect includes partitioning the input graph into a plurality of subgraphs, each subgraph comprising internal vertices and boundary vertices. Another aspect includes assigning one or more respective subgraphs to each of a plurality of workers. Another aspect includes initiating processing of the plurality of subgraphs by performing a series of processing steps comprising: processing the internal vertices and boundary vertices internally within each of the subgraphs; detecting that a change was made to a boundary vertex of a first subgraph during the internal processing; and sending a message from a first worker to which the first subgraph is assigned to a second worker to which a second subgraph is assigned in response to detecting the change that was made to the boundary vertex of the first subgraph.Type: GrantFiled: December 17, 2013Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andrey Balmin, Severin A. Corsten, John A McPherson, Jr., Shirish Tatikonda, Yuanyuan Tian
-
Patent number: 9400768Abstract: Methods, systems, algorithms and signal processing devices for determining the dynamic variables of pressure, density, velocity and conductivity of a generated mass slug, known as the Treacle and formed in a shock discontinuity produced by explosive detonation, deflagration or nature, are provided herein. The parameter determination is based on the discovery of the existence of a Treacle formed in the reaction zone of a shock wave. This verbal noun describes the action of changing the kinetic energy (treacling) of a mass slug immersed and traveling through a magnetic field thereby generating a detectable Alfvén wave, which is measured and with an algorithm yields the Treacle dynamic variables. The information is further used to devise methods and systems that utilize the information to create shock shields and high power devices or any other electrically powered transmission disposed within an electrical load.Type: GrantFiled: June 12, 2013Date of Patent: July 26, 2016Inventor: Ronald G. Lundgren
-
Patent number: 9400769Abstract: A method for generating a document, comprising providing a set of content items in a first configuration for the document, using a processor, generating alignment data representing a measure for the alignment of the content items in the first configuration, using the alignment data to determine if the content items are aligned with one another within a predefined threshold measure for alignment for the document, and a document layout system comprising a processing module configured to generate a document layout.Type: GrantFiled: August 6, 2009Date of Patent: July 26, 2016Assignee: Hewlett-Packard Development Company, L.P.Inventors: Helen Balinsky, Anthony Wiley, Matthew Roberts
-
Patent number: 9400770Abstract: A computationally implemented method includes, but is not limited to: receiving indication of an election of a rules packet, the elected rules packet including one or more rules for selecting one or more selective parts of a base document for selective presentation; and presenting a graphical user interface (GUI) for editing the base document, the GUI including at least a first view for displaying at least a segment of the base document and a second view for displaying at least a segment of the one or more selective parts of the base document selected based on the elected rules packet, the segment of the base document to be displayed through the first view including at least a portion of the one or more selective parts of the base document, and the portion of the one or more selective parts of the base document to be displayed through the first view being highlighted in the first view.Type: GrantFiled: December 28, 2010Date of Patent: July 26, 2016Assignee: Elwha LLCInventors: Patrick J. Ennis, Vlad G. Dabija, Edward K. Y. Jung, Royce A. Levien, Robert W. Lord, Mark A. Malamud, John D. Rinaldo, Jr.
-
Patent number: 9400771Abstract: A transformation rule generation supporting apparatus is configured to support generation of a transformation rule for transforming a transformation-source structured document having a hierarchical structure based on physical disposition of data in the document into a transformation-target structured document having a hierarchical structure based on a logical structure of data content. The apparatus includes a user interface configured to generate, display, and edit graphical representation of the transformation rule; and a restoration unit configured to determine a transformation rule in text form from the graphical representation, wherein, for the one-to-many transformation rule, the restoration unit restores the reduced rule by determining, according to an output sort order, the output order in which each of the output elements represented by the plurality of nodes is output for the input element represented by the one node.Type: GrantFiled: July 18, 2012Date of Patent: July 26, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Taiga Nakamura
-
Patent number: 9400772Abstract: A method and device for selecting a word to be defined in a mobile communication terminal having an electronic dictionary function. The method includes selecting a word in a displayed text document in response to a first input, displaying the selected word in a search window, searching for the displayed word in response to a request to search for the displayed word, displaying information resulting from the search, and terminating display of the information and displaying the text document.Type: GrantFiled: April 15, 2014Date of Patent: July 26, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Seok-Gon Lee, Jae-Gon Son, Ki-Tae Kim, Yong-Hee Han
-
Patent number: 9400773Abstract: The present invention provides a document processing method and system which implement display that improves efficiency and usability of edit operations when inserting, moving, or copying and pasting data, by taking full advantage of the feature of retaining data and set values hierarchically in the system. In document processing for editing a document consisting of multiple sets of original data, when a user moves a graphic object which represents a desired original by dragging it on the document in order to move or copy the desired original data to a certain position on the document, the present invention detects the boundary between originals in the document, nearest to the position of the cursor dragging the graphic object which represents the desired original, and displays an identifiable mark on the boundary between originals in the document.Type: GrantFiled: February 3, 2009Date of Patent: July 26, 2016Assignee: Canon Kabushiki KaishaInventor: Yasuo Mori
-
Patent number: 9400774Abstract: Webpages are optimizing through the use of experiments that compare the responses of viewers that are either presented with the original webpage or a variant thereof. One or more variants are first defined through the use of a browser-based editor application that initially examines the webpage for a snippet of code. The snippet can be added to the webpage, if missing, and the webpage returned to the editor application. Changes made to the webpage to define a variant are saved in variation code. When the webpage is later requested by multiple viewers, in each instance the viewer receives the webpage with the snippet, the snippet instructs the browser to download a file, and the instructions of the file determine whether the viewer will see the variant or the original webpage. Tracking viewer responses to the webpage and the variant allow a statistical basis for comparison to be developed.Type: GrantFiled: March 15, 2013Date of Patent: July 26, 2016Assignee: Optimizely, Inc.Inventors: Elliot Kim, Richard Raykhenberg