Patents Issued in January 14, 2020
-
Patent number: 10534594Abstract: Embodiments relate to optimizing an indirect call function. More specifically, an indirect call function configuration comprises a first application module having a target function of the indirect function call, a second application module with a symbolic reference to the target function of the indirect function call, and a third application module to originate an indirect function call. A compiler identifies potential target functions and indicates the potential target functions in the program code. Additionally, the compiler determines and indicates in the program code that the function pointer value resulting from a non-call reference of a function symbol is solely used to perform indirect calls in the same module. A linker can read the indication the compiler made in the program code and optimize the indirect call function.Type: GrantFiled: January 31, 2017Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Michael Karl Gschwind, Ulrich Weigand
-
Patent number: 10534595Abstract: Techniques for configuring and validating a data pipeline system deployment are described. In an embodiment, a template is a file or data object that describes a package of related jobs. For example, a template may describe a set of jobs necessary for deduplication of data records or a set of jobs performing machine learning on a set of data records. The template can be defined in a file, such as a JSON blob or XML file. For each job specified in the template, the template may identify a set of dataset dependencies that are needed as input for the processing of that job. For each job specified in the template, the template may further identify a set of configuration parameters needed for deployment of the job. In an embodiment, a server uses the template and the configuration parameter values collected via the GUI to generate code for the package of jobs. The code may be stored in a version control system. In an embodiment, the code may be compiled, executed, and deployed to a server for processing the data.Type: GrantFiled: May 11, 2018Date of Patent: January 14, 2020Assignee: Palantir Technologies Inc.Inventors: David Lisuk, Paul Gribelyuk
-
Patent number: 10534596Abstract: A migration system for migrating an application between environments is provided. The migration system includes analyzes a profile of the application on a first environment based on a conformance check. The migration system reconstructs application dependencies with respect to a second environment, based on the application profile analysis, to produce an updated environment with reconstructed application dependencies. The migration system migrates the application from the first environment to the updated environment with the reconstructed application dependencies.Type: GrantFiled: October 3, 2018Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Shubir Kapoor, Tian Cheng Liu, Anca Sailer, Bo Yang
-
Patent number: 10534597Abstract: An information processing apparatus that is capable of matching setting values among a plurality of devices of which energization states are controllable independently. A receiving unit a request from an information processor, which is provided with a plurality of devices of which energization states are controllable independently and performs an information process according to set data, for update information about set data concerning a device being in an energized state. A determination unit determines whether the set data concerning the requested update information is relevant to set data concerning a device being in a non-energized state. A control unit controls whether the update information about the set data concerning the device being in the energized state is given in a response according to the determination result by the determination unit and to transmit the response to the information processor.Type: GrantFiled: June 23, 2016Date of Patent: January 14, 2020Assignee: CANON KABUSHIKI KAISHAInventor: Hidetaka Nakahara
-
Patent number: 10534598Abstract: Embodiments for performing rolling software upgrades in a disaggregated computing environment. A rolling upgrade manager is provided for upgrading one or more disaggregated servers. A designated memory area is used for storing an updated software component, and a disaggregated server is switched to the designated memory area from a currently assigned memory area when performing the software upgrade.Type: GrantFiled: January 4, 2017Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Valentina Salapura, John A. Bivens, Min Li, Ruchi Mahindru, HariGovind V. Ramasamy, Yaoping Ruan, Eugen Schenfeld
-
Patent number: 10534599Abstract: Methods and systems for envisioning benefits of a software upgrade. One system includes at least one electronic processor configured to detect when a user performs actions within a software application, capture data about user actions and application features, and determine through a set of rules if an updated or new feature to perform the user actions exists in an upgraded version of the application software. The electronic processor is also configured to, when a rule triggers, store user and application data and present to the user a visualization of the updated feature available in the upgraded application software. User and application data can be aggregated for a plurality of users, a plurality of application software, or both. Display of new features to a plurality of users can be user controlled or controlled by a super user based on analysis and reporting of user data accumulated over time.Type: GrantFiled: January 31, 2017Date of Patent: January 14, 2020Assignee: Microsoft Technology Licensing, LLCInventors: David Mowatt, Terry Farrell
-
Patent number: 10534600Abstract: Method and system (10) of remote management in a network (2, 100), the network (2, 100) comprising a plurality of nodes (110) to be managed by a remote controller (1), the nodes (110) having each at least one characterizing parameter corresponding to any of predetermined instances of said at least one characterizing parameter, said at least one characterizing parameter being selected from the group consisting of: vendor, model, hardware version, firmware version, chipset type, wherein: the remote controller (1) identify the nodes (110), including identification of said at least one characterizing parameter; the remote controller (1) accesses a database (14) comprising said predetermined instances of said at least one characterizing parameter associated with respective upgrade procedures and controller firmwares, specific for each instance of said at least one characterizing parameters, the controller firmwares implementing a uniform set of features among the nodes (110) and enabling the nodes (110) to be manaType: GrantFiled: November 12, 2015Date of Patent: January 14, 2020Assignee: TANAZA S.R.L.Inventors: Sebastiano Bertani, Cristian Piacente, Rocco Folino
-
Patent number: 10534601Abstract: Techniques are disclosed for performing an In-Service Software Upgrade (“ISSU”) of a first packet forwarding component (PFC) of a virtual router configured to forward traffic flows for a plurality of session instances within a cloud-based data center. The techniques described herein may retain flow state information throughout the ISSU process without interrupting network traffic flow. In one example, a processor of a plurality of compute nodes within the data center receives a request to perform an ISSU of the first PFC. The processor spawns a second virtual routing agent and a second PFC. The second virtual routing agent synchronizes flow state information with a first virtual routing agent for the virtual router. After synchronizing the flow state information, the virtual router switches from forwarding traffic flows by the first PFC to forwarding traffic flows by the second PFC. The ISSU process deactivates the first virtual router and the first PFC.Type: GrantFiled: June 30, 2017Date of Patent: January 14, 2020Assignee: Juniper Networks, Inc.Inventors: Suresh Kumar Vinapamula Venkata, Rajagopalan Sivaramakrishnan, Sachin Bansal, Praveen K V, Hari Prasad Killi
-
Patent number: 10534602Abstract: A vehicle includes a controller and a processor. The processor is programmed to prompt the user with a selection to install a software update to the controller responsive to a user preference value, computed from user selections whether or not to install software updates associated with contextual information that matches a software update to be installed, exceeding a threshold defined by a priority of the software update, and update the user preference value per the selection.Type: GrantFiled: March 12, 2018Date of Patent: January 14, 2020Assignee: Ford Global Technologies, LLCInventors: Jason Michael Miller, Sangeetha Sangameswaran, Fling Tseng, Daniel Joseph Madrid
-
Patent number: 10534603Abstract: A device may receive input to perform a renaming operation in a graphical modeling environment. The device may identify a selected element, included in the graphical modeling environment, based on the input. The device may determine an element indicator associated with the selected element. The element indicator may be used to identify a relationship between the selected element and a related element included in the graphical modeling environment. The device may identify, based on the element indicator, the related element associated with the selected element. The device may modify the element indicator based on receiving the input to perform the renaming operation, and may modify a corresponding element indicator corresponding to the related element.Type: GrantFiled: November 24, 2014Date of Patent: January 14, 2020Assignee: The MathWorks, Inc.Inventors: Ivan Joseph Johnson, Paul Jackson
-
Patent number: 10534604Abstract: A computer-implemented method includes creating, by a computing device, an abstract syntax tree based on a source code file of a software application, the source code file including source code defining operations of the software application. The method also includes traversing, by the computing device, the abstract syntax tree. The method further includes identifying, by the computing device and based on the traversing of the abstract syntax tree, one or more code violations present in the source code. The method also includes generating, by the computing device, at least one refactoring option for the one or more code violations, each refactoring option of the at least one refactoring option representing a change to the source code file that is configured to remediate the associated code violation.Type: GrantFiled: March 20, 2018Date of Patent: January 14, 2020Assignee: ARCHITECTURE TECHNOLOGY CORPORATIONInventors: Colleen Kimball, Katey Huddleston, Paul Nicotera
-
Patent number: 10534605Abstract: An application system for the creation, deployment, and management of digital content assets is provided, for developing media-rich content and applications that have a simple architecture that is also comprehensive and extensible. In embodiments, a system for creating, sharing and managing digital content may include a visual editing environment that enables a developer to create and edit code controlling a digital content asset using a declarative language and a code execution engine that operates on the code created in the visual editing environment to control execution of at least one hardware infrastructure element that enables the utilization of the digital content asset, wherein the code execution engine includes at least one gaming engine capability enabling the execution of the declarative language to control at least one of a behavior and a state of the digital content asset.Type: GrantFiled: July 27, 2018Date of Patent: January 14, 2020Assignee: Umajin Inc.Inventor: David Brebner
-
Patent number: 10534606Abstract: Approaches are described to improve database performance by implementing a RLE decompression function at a low level within a general-purpose processor or an external block. Specifically, embodiments of a hardware implementation of an instruction for RLE decompression are disclosed. The described approaches improve performance by supporting the RLE decompression function within a processor and/or external block. Specifically, a RLE decompression hardware implementation is disclosed that produces a 64-bit RLE decompression result, with an example embodiment performing the task in two pipelined execution stages with a throughput of one per cycle. According to embodiments, hardware organization of narrow-width shifters operating in parallel, controlled by computed shift counts, is used to perform the decompression.Type: GrantFiled: September 28, 2015Date of Patent: January 14, 2020Assignee: ORACLE INTERNATIONAL CORPORATIONInventors: Jeffrey S. Brooks, Robert Golla, Albert Danysh, Shasank Chavan, Prateek Agrawal, Andrew Ewoldt, David Weaver
-
Patent number: 10534607Abstract: Methods, systems, and apparatus, including an apparatus for accessing a N-dimensional tensor, the apparatus including, for each dimension of the N-dimensional tensor, a partial address offset value element that stores a partial address offset value for the dimension based at least on an initial value for the dimension, a step value for the dimension, and a number of iterations of a loop for the dimension. The apparatus includes a hardware adder and a processor. The processor obtains an instruction to access a particular element of the N-dimensional tensor. The N-dimensional tensor has multiple elements arranged across each of the N dimensions, where N is an integer that is equal to or greater than one. The processor determines, using the partial address offset value elements and the hardware adder, an address of the particular element and outputs data indicating the determined address for accessing the particular element of the N-dimensional tensor.Type: GrantFiled: February 23, 2018Date of Patent: January 14, 2020Assignee: Google LLCInventors: Olivier Temam, Harshit Khaitan, Ravi Narayanaswami, Dong Hyuk Woo
-
Patent number: 10534608Abstract: A central processing unit system includes: a pipeline configured to receive an instruction; and a register file partitioned into one or more subarrays where (i) the register file includes one or more computation elements and (ii) the one or more computation elements are directly connected to one or more subarrays.Type: GrantFiled: August 17, 2011Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pradip Bose, Alper Buyuktosunoglu, Jeffrey Haskell Derby, Michele Martino Franceschini, Robert Kevin Montoye, Augusto J. Vega
-
Patent number: 10534609Abstract: Code-specific affiliated register prediction. A determination is made as to whether a unit of code is a candidate for affiliated register prediction. The determining employs a code specific indicator specific to the unit of code. Based on determining the unit of code is a candidate for affiliated register prediction, an indication of an affiliated register is loaded into a selected location. Based on the loading, the affiliated register is employed in speculative processing.Type: GrantFiled: August 18, 2017Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael K. Gschwind, Valentina Salapura
-
Patent number: 10534610Abstract: Techniques for processing instructions include receiving a plurality of instructions from a program counter (PC) operable to be fused into a PC-relative plus offset instruction. The technique also includes fusing the plurality of instructions into an internal operation (IOP) that specifies PC-relative addressing with an offset. The technique also includes computing a shared PC portion that includes one or more common upper bits of a PC address of each of the plurality of instructions. If the shared PC portion is different than a previously computed shared PC portion, the technique transmits the shared PC portion to one or more downstream components in the processor pipeline. The technique further includes transmitting the IOP with a representation of lower order bits of the PC address and processing the IOP.Type: GrantFiled: July 20, 2016Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventor: Michael Karl Gschwind
-
Patent number: 10534611Abstract: Embodiments relate to branch prediction using a pattern history table (PHT) that is indexed using a global path vector (GPV). An aspect includes receiving a search address by a branch prediction logic that is in communication with the PHT and the GPV. Another aspect includes starting with the search address, simultaneously determining a plurality of branch predictions by the branch prediction logic based on the PHT, wherein the plurality of branch predictions comprises one of: (i) at least one not taken prediction and a single taken prediction, and (ii) a plurality of not taken predictions. Another aspect includes updating the GPV by shifting an instruction identifier of a branch instruction associated with a taken prediction into the GPV, wherein the GPV is not updated based on any not taken prediction.Type: GrantFiled: July 31, 2014Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James J. Bonanno, Matthias D. Heizmann, Daniel Lipetz, Brian R. Prasky
-
Patent number: 10534612Abstract: Branch instructions are managed in an emulation environment that is executing a program. A plurality of slots in a Polymorphic Inline Cache is populated. A plurality of entries is populated in a branch target buffer residing within an emulated environment in which the program is executing. When an indirect branch instruction associated with the program is encountered, a target address associated with the instruction is identified from the indirect branch instruction. At least one address in each of the slots of the Polymorphic Inline Cache is compared to the target address associated with the indirect branch instruction. If none of the addresses in the slots of the Polymorphic Inline Cache matches the target address associated with the indirect branch instruction, the branch target buffer is searched to identify one of the entries in the branch target buffer that is associated with the target address of the indirect branch instruction.Type: GrantFiled: March 28, 2017Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Carlos Cavanna, Reid Copeland, Chad McIntyre, Ali Sheikh
-
Patent number: 10534613Abstract: Implementations of the disclosure provide a processing device comprising a branch predictor circuit to obtain a branch history for an application. The branch history comprising references to branching instructions associated with the application and an outcome of executing each branch. Using the branch history, a neutral network is trained to produce a weighted value for each branch of the branching instructions. Features of the branching instructions are identified based on the weighted values. Each feature identifying predictive information regarding the outcome of at least one branch of correlated branches having corresponding outcomes. A feature vector is determined based on the features. The feature vector comprises a plurality of data fields that identify an occurrence of a corresponding feature of the correlated branches with respect to the branch history. Using the feature vector, a data model is produced to determine a predicted outcome associated with the correlated branches.Type: GrantFiled: April 28, 2017Date of Patent: January 14, 2020Assignee: Intel CorporationInventors: Gokce Keskin, Stephen J. Tarsa, Gautham N. Chinya, Tsung-Han Lin, Perry H. Wang, Hong Wang
-
Patent number: 10534614Abstract: A method of sharing a plurality of registers in a shared register pool among a plurality of microprocessor threads begins with a determination that a first instruction to be executed by a microprocessor in a first microprocessor thread requires a first logical register. Next a determination is made that a second instruction to be executed by the microprocessor in a second microprocessor thread requires a second logical register. A first physical register in the shared register pool is allocated to the first microprocessor thread for execution of the first instruction and the first logical register is mapped to the first physical register. A second physical register in the shared register pool is allocated to the second microprocessor thread for execution of the second instruction. Finally, the second logical register is mapped to the second physical register.Type: GrantFiled: June 8, 2012Date of Patent: January 14, 2020Assignee: MIPS Tech, LLCInventor: Ilie Garbacea
-
Patent number: 10534615Abstract: A data processing system includes a processor operable to execute a program partitioned into a number of discrete instructions, the processor having multiple processing elements each capable of executing more than one instruction per cycle, and an interface configured to read a first program and, on detecting a branch operation by that program creating m number of branches each having a different sequence of instructions, combine an instruction from one of the branches with an instruction from at least one of the other branches so as to cause a processing element to execute the combined instructions during a single cycle.Type: GrantFiled: August 26, 2015Date of Patent: January 14, 2020Assignee: Imagination Technologies LimitedInventor: Jung-Wook Park
-
Patent number: 10534616Abstract: Technical solutions are described for executing one or more out-of-order instructions by a load-store unit (LSU) by detecting a load-hit-load (LHL) case based only on effective addresses (EA). An example method includes, in response to receiving a first load instruction, creating an entry in a LHL table. Further, in response to receiving a second load instruction in the load reorder queue, and in response to the predetermined number of bits from a second EA used by the second load instruction matching the predetermined number of bits from the first EA, comparing the first EA and the second EA. Further, a first thread identifier for the first load instruction is compared with a second thread identifier for the second load instruction. In response to the first EA matching the second EA, and the first thread identifier matching the second thread identifier, the method includes flushing the first load instruction.Type: GrantFiled: October 6, 2017Date of Patent: January 14, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christopher Gonzalez, Bryan Lloyd, Balaram Sinharoy
-
Patent number: 10534617Abstract: Backing up virtual machine operating system data on sequential-access data storage systems is provided. A virtual machine boots into an operating system using operating system data that is provided to the virtual machine from a random access storage unit. The random access storage unit stores the operating system data as a first plurality of blocks. The operating system data is recorded in a sequential order as it is provided to the virtual machine. The operative system data is recorded in a record file. Sequential boot data is recorded on a sequential backup system based, at least in part, on the record file. The sequential boot data is a copy of the operating system data that represent the operating system as a second plurality of blocks based, at least in part, on the sequential order of the operating system data provided to the virtual machine.Type: GrantFiled: July 13, 2016Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Christian Mueller, Dominic Mueller-Wicke, Eirini Petraki
-
Patent number: 10534618Abstract: In an aspect of the disclosure, a method, a computer-readable medium, and an apparatus are provided. The apparatus may be a management device. The management device executes a first bootloader from a first image stored at a primary storage device of the management device. The management device re-executes the first bootloader from the first image when the executing is not successful and a number of re-execution is less than a predetermined number. The management device locates a second image from a secondary storage device when the execution of the first bootloader is not successful and the number of re-execution is greater than or equal to the predetermined number. The management device executes a second bootloader from the second image subsequent to the locating the second image.Type: GrantFiled: September 27, 2016Date of Patent: January 14, 2020Assignee: AMERICAN MEGATRENDS INTERNATIONAL, LLCInventors: Venkatesan Balakrishnan, Anand Krishnan Vadivelu
-
Patent number: 10534619Abstract: A memory management system, and method of operation thereof, includes: a primary device of a resilient storage module configured as a boot device for booting a computer system; an operational status received from the computer system; a secondary device of the resilient storage module configured as the boot device based on the operational status indicating a non-operational state; and a memory module controller of the resilient storage module for initiating a reboot operation using the secondary device as the boot device.Type: GrantFiled: February 26, 2016Date of Patent: January 14, 2020Assignee: SMART Modular Technologies, Inc.Inventor: Robert T. Frey
-
Patent number: 10534620Abstract: Systems and methods for establishing Core Root of Trust Measurement (CRTM) for Basic Input/Output (BIOS) image recovery are described. In some embodiments, an Information Handling System (IHS) may include a processor and a BIOS coupled to the processor, the BIOS having program instructions that, upon execution, cause the IHS to: during a boot process, verify integrity of a BIOS recovery image using a CRTM, and determine whether to restore the BIOS recovery image in response to the verification.Type: GrantFiled: November 30, 2017Date of Patent: January 14, 2020Assignee: Dell Products, L.P.Inventors: Balasingh Ponraj Samuel, Ricardo L. Martinez, Richard M. Tonry, Wai-Ming Richard Chan
-
Patent number: 10534621Abstract: An information processing apparatus has a processor and a programmable logic circuit device (PLD) that includes a reconfiguration region to configure a logic circuit requested by a configuration request from the processor. The processor compares a first execution time of a plurality of the logic circuits for a case when a degree of parallelism adjustment is performed by decreasing a degree of parallelism of a first logic circuit and increasing a degree of parallelism of a second logic circuit and a second execution time of the plurality of logic circuits for a case when the degree of parallelism adjustment is not performed, and requests the degree of parallelism adjustment to the PLD when the first execution time is shorter than the second execution time, and does not request the degree of parallelism adjustment to the PLD when the first execution time is not shorter than the second execution time.Type: GrantFiled: February 22, 2018Date of Patent: January 14, 2020Assignee: FUJITSU LIMITEDInventors: David Thach, Hisanori Fujisawa
-
Patent number: 10534622Abstract: A user interface for dynamically validating at least a portion of programming codes as an application program interface (API) modification request. A first window area statically displays data definitions for one or more configurable elements for a request to be operably connected to an API. A second window area displays programming codes structured according to the data definitions for the request. The second window area also receives a first input from a user to modify the configurable elements. In response to receiving the first input, a dynamic request display area receives an instruction from the user to submit the programming codes to the API for validation. The submitted programming codes are not complete as a complete transaction request for processing by the API. The dynamic request display area displays a response substantially immediate after the programming codes are submitted, and response indicates whether the submitted programming codes are valid.Type: GrantFiled: May 31, 2018Date of Patent: January 14, 2020Assignee: VISA INTERNATIONAL SERVICE ASSOCIATIONInventors: Bhavana Tammineni, Shobhit Agrawal
-
Patent number: 10534623Abstract: A method, performed by at least one computer, the method comprising using the at least one computer to perform acts of accessing information specifying at least one user-specified condition specified by a user and at least one corresponding user-specified action, the user-specified action to be performed when the user-specified condition is met; determining whether the at least one user-specified condition is met; and when it is determined that the at least one user-specified condition is met, causing a virtual assistant executing on a mobile device different from the at least one computer to perform the at least one user-specified action.Type: GrantFiled: December 16, 2013Date of Patent: January 14, 2020Assignee: Nuance Communications, Inc.Inventors: Kenneth S. Harper, Fares Jaradeh, Holger Quast, Carey Radebaugh, Sean P. Brown
-
Patent number: 10534624Abstract: Embodiments relate to systems and methods for generating and storing translation information as package metadata. A physical or virtual client machine can host a set of installed software packages, including operating system, application, and/or other software. A package manager tracks the set of installed packages and language resources available for the installed set. The package manager can host or access a set of package attributes which include language specifications which indicates a language that should be used for search, display, and/or other activities. The language specifications be used to link to remote a remote repository storing various language metadata, including translations of source text. The resulting translated descriptions of source text from applications or other objects can be received and locally stored as translation information on the client machine. Translations can be periodically generated and/or updated.Type: GrantFiled: February 26, 2010Date of Patent: January 14, 2020Assignee: Red Hat, Inc.Inventors: James Antill, Seth Kelby Vidal
-
Patent number: 10534625Abstract: Disclosed herein is an apparatus and method for emulating hardware. The apparatus includes a data array configured to store input data for an emulation cycle and a carry chain coupled to the data array receives one or more inputs from the data array. The carry chain is configured to generate output data in response to performing an arithmetic operation by a set of configurable logic gates using the one or more inputs in a pre-determined number of clock cycles. One or more processors are coupled to the carry chain and the data array, and are configured to emulate a logic gate function using at least the input data from the data array or the output data from the carry chain.Type: GrantFiled: March 8, 2016Date of Patent: January 14, 2020Assignee: Cadence Design Systems, Inc.Inventor: Beshara Elmufdi
-
Patent number: 10534626Abstract: Methods, non-transitory computer readable media, and unified command center (UCC) server devices that provide a graphical user interface (GUI) configured to dynamically display one or more parameter input fields for one or more parameters in response to selection of a command. The parameter input fields are identified based on stored command data for the selected command. Task data for a task is then obtained via the GUI. The task data includes at least an indication of the selected command, one or more values for the parameters received via the parameter input fields, and an indication of a database instance. A command line is generated based on the task data. The command line is automatically executed using stored core source code and a stored run command script for a platform associated with the database instance to initiate performance of the task on a target device hosting the database instance.Type: GrantFiled: June 4, 2018Date of Patent: January 14, 2020Assignee: JPMORGAN CHASE BANK, N.A.Inventor: Yavuz Ibrahim Dogan
-
Patent number: 10534627Abstract: A device includes a memory that is configured to store instructions. The device includes a processor configured to execute the instructions to: validate a message including virtual machine (VM) information using a value of a virtual station interface (VSI) type identification (ID) to perform a lookup of a fetched VSI database. The VM information for the VM includes VSI type ID and virtual local area network (VLAN) ID. The processor further generates a first table for multiple different VM types with at least a portion of information from the VSI database, retrieves an address of the VM from the first table for the multiple different VM types based on using VSI type ID and network ID, retrieves rules associated with the retrieved address of the VM and the VSI type ID from a second table including VM information, and applies the associated rules for the VM.Type: GrantFiled: May 31, 2018Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Vasmi M. Abidi, Chandramouli Radhakrishnan
-
Patent number: 10534628Abstract: Embodiments include systems and computer program products to perform an operation for managing different virtual machine images as a single virtual machine image. The operation generally includes generating a representation of a virtual machine (VM) image, and generating a first VM instance from the VM image. The representation of the VM image includes a set of artifacts associated with the VM image. The operation also includes receiving an indication of an available software update. Upon determining that the software update is applicable to the representation of the VM image, the operation further includes applying the software update to the first VM instance image.Type: GrantFiled: May 19, 2017Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Gianluca Bernardini, Antonio Di Cocco, Claudio Marinelli, Luigi Pichetti
-
Patent number: 10534629Abstract: Systems and methods are provided for implementing virtual data management services. For example, a method for providing virtual data management services in a computing system comprising a cluster of server nodes, includes receiving a request for a data management service, provisioning one or more server nodes within the cluster of server nodes to execute the requested data management service, configuring one or more instances of virtual data services from a plurality of available virtual data service templates to implement the requested data management service, and executing the configured instances of virtual data services on the one or more provisioned server nodes to perform the requested data management service.Type: GrantFiled: October 31, 2017Date of Patent: January 14, 2020Assignee: EMC IP Holding Company LLCInventors: Edgar St. Pierre, David Frattura, Iain Balmer, Victor Da Costa de Oliveira
-
Patent number: 10534630Abstract: Embodiments include methods to perform an operation for managing different virtual machine images as a single virtual machine image. The operation generally includes generating a representation of a virtual machine (VM) image, and generating a first VM instance from the VM image. The representation of the VM image includes a set of artifacts associated with the VM image. The operation also includes receiving an indication of an available software update. Upon determining that the software update is applicable to the representation of the VM image, the operation further includes applying the software update to the first VM instance image.Type: GrantFiled: December 29, 2017Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Gianluca Bernardini, Antonio Di Cocco, Claudio Marinelli, Luigi Pichetti
-
Patent number: 10534631Abstract: One embodiment includes obtaining virtual machine (VM) information for at least one VM. The VM information includes a VSI type identification (ID) associated with each VM. A policy discriminator (PD) is associated for each VSI type ID, where the PD represents scalable policy assignment. At least one rule and bandwidth filter information associated with a VSI type ID is retrieved from virtual station interface (VSI) database (DB) information and PD for each VSI type ID. The associated at least one rule and filter information is applied based on one of multiple PD types. The multiple PD types comprise a VM type and a virtual local area network (vLAN) type.Type: GrantFiled: May 30, 2018Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Vasmi M. Abidi, Chandramouli Radhakrishnan
-
Patent number: 10534632Abstract: A communication system includes a control device configured to calculate a packet forwarding path and set a flow based on the packet forwarding path in a node, and a plurality of nodes configured to forward a received packet based on a flow set by the control device. The control device, when receiving a detour instruction, calculates a new packet forwarding path which detours a detour target node and sets a flow based on the new packet forwarding path in the plurality of nodes on the new packet forwarding path.Type: GrantFiled: September 27, 2017Date of Patent: January 14, 2020Assignee: NEC CorporationInventors: Koji Ashihara, Junichi Yamato
-
Patent number: 10534633Abstract: An application software platform is provided for use in a process plant or other environment to enable various different applications to run, to obtain access to, and to use data from various different assets in the plant or other asset environment in a consistent and easily understood manner. The software platform includes a class-based object structure or model that is set up and used to organize and to efficiently provide access to data about, generated by, or obtained from the assets in the plant. This class-based object structure may be used to provide efficient and organized communications between the various monitoring or other applications and the plant assets or sources of data. The class-based object structure is extensible and includes or defines various hierarchies of class objects that, in turn, define various levels of the assets or other physical or logic entities being monitored (i.e.Type: GrantFiled: August 17, 2016Date of Patent: January 14, 2020Assignee: COMPUTATIONAL SYSTEMS, INC.Inventors: Christopher G. Hilemon, Anthony J. Hayzen, William L. Sells, Viva C. Williams, David Bass, Trevor D. Schleiss, Manikandan Janardhanan
-
Patent number: 10534634Abstract: A same voting time, a same vote counting time, and a same leader node tenure is configured by a host for all nodes. Time configuration information including the same configured voting time, the same vote counting time, and the same leader node tenure, is sent to all the nodes. The nodes are operable to vote during the same voting time, count the number of votes during the same vote counting time, and elect a leader node according to a vote counting result. The nodes are enabled to perform periodic node election according to the same leader node tenure.Type: GrantFiled: September 28, 2017Date of Patent: January 14, 2020Assignee: Alibaba Group Holding LimitedInventors: Zhenkun Yang, Jinliang Xiao
-
Patent number: 10534635Abstract: Disclosed herein are system, method, and computer program product embodiments for managing completion of a task. An embodiment operates by receiving a selection of a collection configured to complete the task. The embodiment determines a context indicator for analyzing an application object in the selected collection. The embodiment processes the application object in based on the context indicator to generate information for completing the task. Another embodiment operates by receiving a selection of a collection configured to complete a task. The embodiment then determines that completion of the task requires solving a situation defined by a situation definition. The embodiment then identifies an anchor application object in the selected collection based on the situation definition. The embodiment then generates related information and a set of actions for solving the situation based on the anchor application object and the situation definition.Type: GrantFiled: December 28, 2016Date of Patent: January 14, 2020Assignee: SAP SEInventors: Florian Jann, Matthias Kruse, Martin Steiner, Stefan Kirchfeld, Michael Krenkler, Kai Richter, Annette Jann, Emil Voutta, Maria Cabahug, Ioannis Grammatikakis, Tzanko Stefanov, Dirk Wodtke
-
Patent number: 10534636Abstract: Systems, methods, and other embodiments associated with defining and executing a process within a single runtime environment are described. In one embodiment, a method includes executing a definition interface in the runtime environment for defining the process. The example method may also include receiving input of a process definition of the process through the definition interface and storing the process definition into a data structure. The example method may also include generating and displaying a selection interface populated with a plurality of execution types such as a workflow, a batch execution job, an analytical pipeline, and an interactive application interface. The example method may also include receiving a selected execution type through the selection interface and executing the process using the process definition that is transformed during execution to be compatible with the selected execution type.Type: GrantFiled: March 13, 2017Date of Patent: January 14, 2020Assignee: ORACLE FINANCIAL SERVICES SOFTWARE LIMITEDInventors: Rajaram N. Vadapandeshwara, Charles Rajkumar
-
Patent number: 10534637Abstract: Systems and methods for managing software applications are provided. The system may receive a user input request, via a graphical user interface, to chain together two or more applications. The system determines application profiles associated with each application, where the application profile specifies an input type and an output type for that application. The system determines whether the first output type of the first application is compatible with the second input type of the second application. If so, the system generates a chain application configured to execute the first application and second application in sequential order in which an intermediate output of the first application is passed to the second application as an input.Type: GrantFiled: February 21, 2018Date of Patent: January 14, 2020Assignee: Parallels International GmbHInventors: Sergey Kontsov, Nikolay Dobrovolskiy, Serguei M. Beloussov
-
Patent number: 10534638Abstract: A method and an electronic device are provided in which, in response to a first user input, a stack of partially overlaid visual elements is displayed in response to the first user input. Each visual element corresponds to an application that is running in the electronic device and includes an index item representing the corresponding application. A second user input for selecting a visual element from the stack of partially overlaid visual elements is received through the touchscreen. An execution screen of an application corresponding to the selected visual element is displayed.Type: GrantFiled: March 23, 2018Date of Patent: January 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Youngjoo Park, Sehwan Park, Minjeong Kang, Jinhee Choi
-
Patent number: 10534639Abstract: In a data processing system running at least one application on a hardware platform that includes at least one processor and a plurality of coprocessors, at least one kernel dispatched by an application is intercepted by an intermediate software layer running logically between the application and the system software. Compute functions are determined within kernel(s), and data dependencies are determined among the compute functions. The compute functions are dispatched to selected ones of the coprocessors based at least in part on the determined data dependencies and kernel results are returned to the application that dispatched the respective kernel.Type: GrantFiled: July 6, 2017Date of Patent: January 14, 2020Assignee: Bitfusion.io, Inc.Inventors: Mazhar Memon, Subramanian Rama, Maciej Bajkowski
-
Patent number: 10534640Abstract: A native Job Control Language (JCL) execution engine is provided in a mainframe rehosting platform/open platform for executing a migrated JCL job without converting the JCL job to another language. The JCL execution engine provides a framework which supports an internal JCL mechanism, a simulation of a plurality of mainframe utilities commonly used in JCL jobs, and a simulation of commonly used database utilities. When the JCL execution engine receives a JCL job, it generates a statement sequence from the JCL job, orders statements in the sequence into a doubly-linked sequence, and parses the doubly-linked sequence to construct a job element hierarchy tree for execution. A plurality of job initiators are provided to dequeue jobs from a job queue and dispatch the jobs to the JCL execution engine or another type of execution engine.Type: GrantFiled: July 26, 2017Date of Patent: January 14, 2020Assignee: ORACLE INTERNATIONAL CORPORATIONInventors: Weixuan (Wade) Zhang, Hui Shen, Minhui Nie, Gang (Jim) Wang, Yunbo Deng, Fangzhi Tang, Zhaoyong Zhang
-
Patent number: 10534641Abstract: An electronic device includes a CPU that executes the process execution program to function as a plurality of process execution units as threads and an execution control unit. The plurality of process execution units use the CPU to execute a process. The execution control unit controls executing of the process by the plurality of process execution units. The execution control unit sets a CPU usage priority level for each of the plurality of process execution units. The execution control unit changes the CPU usage priority level of the job of a type other than a specific type to a priority level that is equal to or less than a specific priority level, when the job of the specific type and the job of the type other than the specific type are simultaneously executed.Type: GrantFiled: May 19, 2017Date of Patent: January 14, 2020Assignee: KYOCERA Document Solutions Inc.Inventors: Shuhei Obara, Wataru Sunami, Satoshi Hayama, Yoshitaka Matsuki
-
Patent number: 10534642Abstract: A method, computer system, and a computer program product for designing and executing at least one storlet is provided. The present invention may include receiving a plurality of restore operations based on a plurality of data. The present invention may also include identifying a plurality of blocks corresponding to the received plurality of restore operations from the plurality of data. The present invention may then include identifying a plurality of grain packs corresponding with the identified plurality of blocks. The present invention may further include generating a plurality of grain pack index identifications corresponding with the identified plurality of grain packs. The present invention may also include generating at least one storlet based on the generated plurality of grain pack index identifications. The present invention may then include returning a plurality of consolidated objects by executing the generated storlet.Type: GrantFiled: September 25, 2017Date of Patent: January 14, 2020Assignee: International Business Machines CorporationInventors: Sasikanth Eda, Akshat Mithal, Sandeep R. Patil
-
Patent number: 10534643Abstract: Embodiments identify heap-hoarding stack traces to optimize memory efficiency. Some embodiments can determine a length of time when heap usage by processes exceeds a threshold. Some embodiments may then determine heap information of the processes for the length of time, where the heap information comprise heap usage information for each interval in the length of time. Next, some embodiments can determine thread information of the one or more processes for the length of time, wherein determining the thread information comprises determining classes of threads and wherein the thread information comprises, for each of the classes of threads, thread intensity information for each of the intervals. Some embodiments may then correlate the heap information with the thread information to identify code that correspond to the heap usage exceeding the threshold. Some embodiments may then initiate actions associated with the code.Type: GrantFiled: May 5, 2017Date of Patent: January 14, 2020Assignee: Oracle International CorporationInventor: Eric S. Chan