Stacked Arrangements Of Nonapertured Devices (epo) Patents (Class 257/E25.018)
-
Publication number: 20120286419Abstract: A semiconductor package substrate is provided. The package substrate includes a mold base and an interposer block embedded in the mold base, said interposer block having a plurality of vertical conductive lines therein. A metallization layer is formed on the surface of the interposer block or the mold base, said metallization layer being electrically connected to at least one of the vertical conductive lines. A semiconductor chip may be mounted on or embedded in the mold base.Type: ApplicationFiled: April 26, 2012Publication date: November 15, 2012Applicant: NEPES CORPORATIONInventors: Yong Tae Kwon, Gi Jo Jung
-
Patent number: 8310045Abstract: A semiconductor package includes a first semiconductor chip having a first surface and a second surface which faces away from the first surface, a heat dissipation member, defined with a cavity, disposed on the first surface of the first semiconductor chip and having a plurality of metal pillars which contact the first semiconductor chip, and one or more second semiconductor chips stacked on the first surface of the first semiconductor chip in the cavity to be electrically connected with one another and with the first semiconductor chip.Type: GrantFiled: January 25, 2011Date of Patent: November 13, 2012Assignee: SK Hynix Inc.Inventor: Ho Young Son
-
Publication number: 20120280403Abstract: A plurality of semiconductor die is mounted to a carrier separated by a peripheral region. An insulating material is deposited in the peripheral region. A first opening is formed in the insulating material of the peripheral region to a first depth. A second opening is formed in the insulating material of the peripheral region centered over the first opening to a second depth less than the first depth. The first and second openings constitute a composite through organic via (TOV) having a first width in a vertical region of the first opening and a second width in a vertical region of the second opening. The second width is different than the first width. A conductive material is deposited in the composite TOV to form a conductive TOV. An organic solderability preservative (OSP) coating is formed over a contact surface of the conductive TOV.Type: ApplicationFiled: July 19, 2012Publication date: November 8, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Shuangwu Huang
-
Patent number: 8304880Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a bottom substrate; mounting a bottom integrated circuit over the bottom substrate; mounting a top substrate over a side of the bottom integrated circuit opposite the bottom substrate; connecting a top interconnect between the bottom substrate and the top substrate; and forming an underfill layer between the bottom substrate and the top substrate, the underfill layer encapsulating the top interconnect outside a perimeter of the bottom integrated circuit.Type: GrantFiled: September 14, 2010Date of Patent: November 6, 2012Assignee: Stats Chippac Ltd.Inventors: Seng Guan Chow, Hin Hwa Goh, Rui Huang, Heap Hoe Kuan
-
Patent number: 8299585Abstract: A power semiconductor device having a first active semiconductor component and a second active semiconductor component, the electrical connections of which are routed out of the semiconductor components in the form of connecting legs is disclosed. In one embodiment, the first semiconductor component is at least partially electrically connected to the second semiconductor component by means of a plug-in connection. The plug-in connection is realized by virtue of the connecting legs of the second semiconductor component engaging in the electrical connections of the first semiconductor component.Type: GrantFiled: May 4, 2005Date of Patent: October 30, 2012Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Publication number: 20120267799Abstract: A package structure includes a substrate, a first die and at least one second die. The substrate includes a first pair of parallel edges and a second pair of parallel edges. The first die is mounted over the substrate. The first die includes a third pair of parallel edges and a fourth pair of parallel edges, wherein the third pair of parallel edges and the fourth pair of parallel edges are not parallel to the first pair of parallel edges and the second pair of parallel edges, respectively. The at least one second die is mounted over the first die.Type: ApplicationFiled: July 2, 2012Publication date: October 25, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Benson LIU, Hsien-Wei CHEN, Shin-Puu JENG, Hao-Yi TSAI
-
Publication number: 20120261820Abstract: A method for forming an assembly including, stacked on each other, first and second devices with semiconductor components including opposite conductive balls, this method including the steps of: a) forming, on the first device, at least one resin pattern, close to at least some of the conductive balls by a distance smaller than or equal to half the ball diameter, and of a height greater than the ball height; and b) bonding the second device to the first device, by using said at least one pattern to guide the balls of the second device towards the corresponding balls of the first device.Type: ApplicationFiled: April 11, 2012Publication date: October 18, 2012Applicant: STMICROELECTRONICS (GRENOBLE 2) SASInventor: Julien Vittu
-
Publication number: 20120261838Abstract: A multi-chip package includes a substrate (110) having a first side (111), an opposing second side (112), and a third side (213) that extends from the first side to the second side, a first die (120) attached to the first side of the substrate and a second die (130) attached to the first side of the substrate, and a bridge (140) adjacent to the third side of the substrate and attached to the first die and to the second die. No portion of the substrate is underneath the bridge. The bridge creates a connection between the first die and the second die. Alternatively, the bridge may be disposed in a cavity (615, 915) in the substrate or between the substrate and a die layer (750). The bridge may constitute an active die and may be attached to the substrate using wirebonds (241, 841, 1141, 1541).Type: ApplicationFiled: June 25, 2012Publication date: October 18, 2012Inventors: Henning Braunisch, Chia-Pin Chiu, Aleksandar Aleksov, Hinmeng Au, Stefanie M. Lotz, Johanna M. Swan, Sujit Sharan
-
Publication number: 20120256300Abstract: A semiconductor device includes: a plurality of semiconductor chips stacked on each other, each of the plurality of semiconductor chips having a semiconductor substrate and a wiring layer; a through electrode penetrating the semiconductor substrate in a thickness direction and electrically connected to each other between the semiconductor chips adjacent to each other; a conductor penetrating the semiconductor substrate in the thickness direction and not electrically connected between the other semiconductor chips; and an insulating separator penetrating the semiconductor substrate in the thickness direction and formed in a shape of a ring surrounding the conductor.Type: ApplicationFiled: March 23, 2012Publication date: October 11, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Nobuyuki NAKAMURA
-
Publication number: 20120241928Abstract: An integrated circuit packaging system and method of manufacture thereof includes: leads and a paddle; a first encapsulant molded between the leads and the paddle, the first encapsulant thinner than the leads; a non-conductive layer over the paddle; and conductive traces directly on the leads, the first encapsulant, and the non-conductive layer.Type: ApplicationFiled: March 23, 2011Publication date: September 27, 2012Inventors: Lionel Chien Hui Tay, Henry Descalzo Bathan, Zigmund Ramirez Camacho
-
Publication number: 20120228754Abstract: The various embodiments of the present invention provide a novel chip-last embedded structure, wherein an IC is embedded within a one to two metal layer substrate. The various embodiments of the present invention are comparable to other two-dimensional and three-dimensional WLFO packages of the prior art as the embodiments have similar package thicknesses and X-Y form factors, short interconnect lengths, fine-pitch interconnects to chip I/Os, a reduced layer count for re-distribution of chip I/O pads to ball grid arrays (BGA) or land grid arrays (LGA), and improved thermal management options.Type: ApplicationFiled: March 8, 2012Publication date: September 13, 2012Applicant: Georgia Tech Research CorporationInventors: FUHAN LIU, Venkatesh Sundaram, Nitesh Kumbhat, Rao Tummala
-
Patent number: 8264075Abstract: Method and apparatus are provided for semiconductor device packages. In an example, an apparatus can include a first semiconductor device, a ground pad situated on an uppermost portion of the first semiconductor device and configured to electrically couple portions of the first semiconductor device to aground potential, and a second semiconductor device having at least a portion in electrical communication with an uppermost face of the first semiconductor device through a first electrically-conductive adhesive. In an example, the first electrically-conductive adhesive can be electrically coupled to the ground bond pad on the first semiconductor device.Type: GrantFiled: November 19, 2010Date of Patent: September 11, 2012Assignee: Atmel CorporationInventor: Ken M. Lam
-
Publication number: 20120217644Abstract: A semiconductor device has a plurality of semiconductor die mounted to a carrier. An encapsulant is deposited over the carrier around a peripheral region of the semiconductor die. A plurality of vias is formed through the encapsulant. A first conductive layer is conformally applied over a sidewall of the vias to form conductive vias. A second conductive layer is formed over a first surface of the semiconductor die between the conductive vias and contact pads of the semiconductor die. The first and second conductive layers can be formed during the same manufacturing process. A third conductive layer is formed over a second surface of the semiconductor die opposite the first surface of the semiconductor die. The third conductive layer is electrically connected to the conductive vias. A plurality of semiconductor die is stacked and electrically connected through the conductive vias and second and third conductive layers.Type: ApplicationFiled: February 24, 2011Publication date: August 30, 2012Applicant: STATS CHIPPAC, LTD.Inventor: Reza A. Pagaila
-
Publication number: 20120205791Abstract: A method of manufacturing includes connecting a first end of a first through-silicon-via to a first die seal proximate a first side of a first semiconductor chip. A second end of the first thu-silicon-via is connected to a second die seal proximate a second side of the first semiconductor chip opposite the first side.Type: ApplicationFiled: April 26, 2012Publication date: August 16, 2012Inventors: Michael Z. Su, Gamal Refai-Ahmed, Bryan Black
-
Patent number: 8237253Abstract: A package structure includes a substrate, a first die and at least one second die. The substrate includes a first pair of parallel edges and a second pair of parallel edges. The first die is mounted over the substrate. The first die includes a third pair of parallel edges and a fourth pair of parallel edges, wherein the third pair of parallel edges and the fourth pair of parallel edges are not parallel to the first pair of parallel edges and the second pair of parallel edges, respectively. The at least one second die is mounted over the first die.Type: GrantFiled: November 16, 2010Date of Patent: August 7, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Benson Liu, Hsien-Wei Chen, Shin-Puu Jeng, Hao-Yi Tsai
-
Publication number: 20120195396Abstract: An apparatus includes a device package, a first Integrated Circuit (IC) that is packaged in the device package, and a second IC, which is packaged in the device package and is fabricated on a multi-layer interconnection circuit including a plurality of interconnection layers for interconnecting components of the second IC, wherein a selected layer in the plurality is configured to serve as a conductive shield for reducing interference between the first and second ICs.Type: ApplicationFiled: January 27, 2011Publication date: August 2, 2012Applicant: SIANO MOBILE SILICON LTD.Inventor: Neil David Feldman
-
Publication number: 20120193772Abstract: The present technology discloses a stacked die package. In one embodiment, a package comprises a first die, a second die, and a leadframe. The first die is electrically coupled to the bottom surface of the leadframe through contact bump/bumps. The second die is electrically coupled to the top surface of the leadframe through wirebond/wires. The second die is mounted on the top surface of the first die.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventor: Hunt Hang Jiang
-
Patent number: 8227905Abstract: A stackable semiconductor package includes a substrate with a first side surface that includes circuit patterns. Each circuit pattern includes a pad. A semiconductor die is electrically coupled to the circuit patterns. An encapsulant covers the semiconductor die and the first side surface of the substrate inward of the pads. A layer of a solder is fused to each of the pads. A lateral distance between immediately adjacent pads is selected to be greater than a lateral distance between sidewalls of the encapsulant and immediately adjacent pads, and a height of the solder layers relative to the first side surface is selected to be less than a height of the sidewalls of the encapsulant, so that misalignment of a semiconductor package stacked on the solder layers/pads is self-correcting when juxtaposed ones of the solder layers and respective solder balls of the second semiconductor package are reflowed and fused together.Type: GrantFiled: January 27, 2011Date of Patent: July 24, 2012Assignee: Amkor Technology, Inc.Inventors: Akito Yoshida, Young Wook Heo
-
Publication number: 20120181674Abstract: According to an exemplary embodiment, a stacked half-bridge package includes a control transistor having a control drain for connection to a high voltage input, a control source coupled to an output terminal, and a control gate for being driven by a driver IC. The stacked half-bridge package further includes a sync transistor having a sync drain for connection to the output terminal, a sync source coupled to a low voltage input, and a sync gate for being driven by the driver IC. The control and sync transistors are stacked on opposite sides of a common conductive leadframe with the common conductive leadframe electrically and mechanically coupling the control source with the sync drain. The common conductive leadframe thereby serves as the output terminal.Type: ApplicationFiled: October 21, 2011Publication date: July 19, 2012Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventors: Eung San Cho, Chuan Cheah, Andrew N. Sawle
-
Patent number: 8222721Abstract: An integrated circuit (500) includes a semiconductor substrate (400) and an integrated circuit package (530). The semiconductor substrate (400) has a first pair of bonding pads (442, 444) conducting a differential output signal thereon and adapted to be coupled to an input of a first external filter, and a second pair of bonding pads (452, 454) conducting a differential input signal thereon and adapted to be coupled to an output of said first external filter. The integrated circuit package (530) encapsulates the semiconductor substrate (400) and has first (452, 454) and second (552, 554) terminal pairs corresponding and coupled to the first (442, 444) and second (452, 454) pairs of bonding pads, respectively. The first (452, 454) and second (552, 554) terminal pairs are separated by a first predetermined distance is sufficient to maintain an input-to-output isolation therebetween of at least a first predetermined amount.Type: GrantFiled: October 21, 2003Date of Patent: July 17, 2012Assignee: Silicon Laboratories Inc.Inventors: Andrew W. Dornbusch, Charles D. Thompson
-
Publication number: 20120175746Abstract: A semiconductor substrate is coated with a single layer of different materials selected from adhesives, coatings, and encapsulants.Type: ApplicationFiled: January 17, 2012Publication date: July 12, 2012Inventors: YounSang Kim, Robert William Palmer
-
Publication number: 20120175754Abstract: A wiring board including a core substrate made of an insulative material and having a penetrating portion, a first interlayer insulation layer formed on the surface of the core substrate, a first conductive circuit formed on the surface of the first interlayer insulation layer, a first via conductor formed in the first interlayer insulation layer, and an electronic component accommodated in the penetrating portion of the core substrate and including a semiconductor element, a bump body mounted on the semiconductor element, a conductive circuit connected to the bump body, an interlayer resin insulation layer formed on the conductive circuit, and a via conductor formed in the interlayer resin insulation layer. The first via conductor has a tapering direction which is opposite of a tapering direction of the via conductor in the electronic component.Type: ApplicationFiled: September 28, 2011Publication date: July 12, 2012Applicant: IBIDEN CO., LTD.Inventors: Toshiki FURUTANI, Daiki KOMATSU, Nobuya TAKAHASHI, Masatoshi KUNIEDA, Naomi FUJITA, Koichi TSUNODA, Minetaka OYAMA, Toshimasa YANO
-
Publication number: 20120175771Abstract: A semiconductor device is made by forming a conductive layer over a first sacrificial carrier. A solder bump is formed over the conductive layer. A no-flow underfill material is deposited over the first carrier, conductive layer, and solder bump. A semiconductor die or component is compressed into the no-flow underfill material to electrically contact the conductive layer. A surface of the no-flow underfill material and first solder bump is planarized. A first interconnect structure is formed over a first surface of the no-flow underfill material. The first interconnect structure is electrically connected to the solder bump. A second sacrificial carrier is mounted over the first interconnect structure. A second interconnect structure is formed over a second side of the no-flow underfill material. The second interconnect structure is electrically connected to the first solder bump. The semiconductor devices can be stacked and electrically connected through the solder bump.Type: ApplicationFiled: March 19, 2012Publication date: July 12, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Rui Huang, Heap Hoe Kuan, Yaojian Lin, Seng Guan Chow
-
Method for manufacturing semiconductor apparatus, and semiconductor apparatus and electric appliance
Patent number: 8212364Abstract: The present invention is directed to a semiconductor device having: an interposer; a wiring provided on the interposer; a first chip having a first semiconductor device, a first pad and a first solder ball over the interposer, the first semiconductor device being connected to the first pad and the first pad being connected to the first solder ball; a second chip having a second semiconductor device, a second pad and a second solder ball over the first chip, the second semiconductor device being connected to the second pad and the second pad being connected to the second solder ball; and a terminal provided at a rear side of the interposer, where the wiring and the first chip are connected via the first solder ball, where the first chip and the second chip are connected via the second solder ball, and where the terminal is connected to the first semiconductor device.Type: GrantFiled: May 25, 2006Date of Patent: July 3, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Toru Takayama, Junya Maruyama, Yumiko Ohno, Koichiro Tanaka -
Patent number: 8203214Abstract: An integrated circuit package in package system includes a package in package lead with a package in package lead surface substantially planar, attaching a first integrated circuit package having a first encapsulant surface substantially coplanar with the package in package lead surface, attaching a second integrated circuit near the first integrated circuit package, and forming a package in package encapsulant over the first integrated circuit package and the second integrated circuit.Type: GrantFiled: June 27, 2007Date of Patent: June 19, 2012Assignee: Stats Chippac Ltd.Inventors: Henry Descalzo Bathan, Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Jeffrey D. Punzalan
-
Publication number: 20120126429Abstract: A semiconductor device has a base substrate with recesses formed in a first surface of the base substrate. A first conductive layer is formed over the first surface and into the recesses. A second conductive layer is formed over a second surface of the base substrate. A first semiconductor die is mounted to the base substrate with bumps partially disposed within the recesses over the first conductive layer. A second semiconductor die is mounted to the first semiconductor die. Bond wires are formed between the second semiconductor die and the first conductive layer over the first surface of the base substrate. An encapsulant is deposited over the first and second semiconductor die and base substrate. A portion of the base substrate is removed from the second surface between the second conductive layer down to the recesses to form electrically isolated base leads for the bumps and bond wires.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Byung Tai Do, Arnel Trasporto, Linda Pei Ee Chua, Reza A. Pagaila
-
Publication number: 20120126389Abstract: The microelectronic assembly includes a first microelectronic element having a front surface, a plurality of contacts exposed at the front surface, and a rear surface remote from the front surface; a second microelectronic element having a front surface facing the rear surface of the first microelectronic element and projecting beyond an edge of the first microelectronic element, the second microelectronic element having a plurality of contacts exposed at its front surface; a dielectric region overlying the front surfaces of the microelectronic elements, the dielectric region having a major surface facing away from the microelectronic elements; metallized vias within openings in the dielectric region extending from the plurality of contacts of the first and second microelectronic elements; and leads extending along a major surface of the dielectric region from the vias to terminals exposed at the major surface.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Applicant: TESSERA RESEARCH LLCInventors: Kishor Desai, Belgacem Haba, Wael Zohni
-
Patent number: 8178875Abstract: A nonvolatile memory device includes a plurality of component memory layers stacked on one another. Each of the plurality of component memory layers includes a first wiring, a second wiring provided non-parallel to the first wiring, and a stacked structure unit provided between the first wiring and the second wiring. The stacked structure unit has a memory layer and a rectifying element. The rectifying element has a Schottky junction formed on an interface between an electrode and an oxide semiconductor. The electrode includes a metal and the oxide semiconductor includes a metal.Type: GrantFiled: May 4, 2009Date of Patent: May 15, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Masahiro Kiyotoshi
-
Patent number: 8178982Abstract: A dual molded multi-chip package system is provided including forming an embedded integrated circuit package system having a first encapsulation partially covering a first integrated circuit die and a lead connected thereto, mounting a semiconductor device over the first encapsulation and connected to the lead, and forming a second encapsulation over the semiconductor device and the embedded integrated circuit package system.Type: GrantFiled: December 30, 2006Date of Patent: May 15, 2012Assignee: Stats Chippac Ltd.Inventors: Kambhampati Ramakrishna, Il Kwon Shim, Seng Guan Chow
-
Publication number: 20120104608Abstract: In a semiconductor device package having a stress relief spacer, and a manufacturing method thereof, metal interconnect fingers extend from the body of a chip provide for chip interconnection. The metal fingers are isolated from the body of the chip by a stress-relief spacer. In one example, such isolation takes the form of an air gap. In another example, such isolation takes the form of an elastomer material. In either case, mismatch in coefficient of thermal expansion between the metal interconnect fingers and the body of the chip is avoided, alleviating the problems associated with cracking and delamination, and leading to improved device yield and device reliability.Type: ApplicationFiled: January 9, 2012Publication date: May 3, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Soo Chung, Ho-Jin Lee, Dong-Hyun Jang, Dong-Ho Lee
-
Publication number: 20120098115Abstract: A semiconductor device has a substrate, a semiconductor chip mounted on the substrate, an encapsulating body encapsulating the semiconductor chip on the substrate, and a plurality of heat sink plates embedded in the encapsulating body so as to have a surface that is exposed to an exterior of the encapsulating body and positioned on the same plane. The heat sink plates are spaced from each other.Type: ApplicationFiled: October 7, 2011Publication date: April 26, 2012Applicant: Elpida Memory, Inc.Inventor: Yuji Watanabe
-
Publication number: 20120086111Abstract: The present invention reduces the occurrence of fracture in external terminal connecting sections and improves the reliability of secondary packaging of a semiconductor device. Specifically, the present invention provides a semiconductor device including a wiring board, a semiconductor chip mounted on one surface of the wiring board via a bonding member, and external electrodes formed on the other surface of the wiring board and electrically connected to the semiconductor chip. In the semiconductor device, a peripheral end of the bonding member is arranged in a position where the peripheral end does not overlap the external electrodes.Type: ApplicationFiled: December 22, 2010Publication date: April 12, 2012Inventors: Yoshinori IWAMOTO, Kouji Sato, Yutaka Nakajima, Ken Hayakawa
-
Patent number: 8148825Abstract: An integrated circuit package system includes: providing a lead terminal; forming a dummy lead near the lead terminal; positioning a base integrated circuit adjacent the lead terminal and the dummy lead; connecting a die connector to the base integrated circuit and the dummy lead; mounting a stackable integrated circuit over the base integrated circuit; and connecting another of the die connector to the stackable integrated circuit and the dummy lead.Type: GrantFiled: June 5, 2008Date of Patent: April 3, 2012Assignee: STATS ChipPAC Ltd.Inventors: Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Jairus Legaspi Pisigan, Jeffrey D. Punzalan
-
Publication number: 20120079176Abstract: A multi-channel flash memory device comprising die-stacked flash memory dies. The flash memory device is compact due to the stacked dies arrangement while providing high speed performance due to its multiple data channel arrangement. A specific example is a flash memory comprising 4 stacked flash memory dies with 4 parallel data channels. This invention alleviates the bottle neck problems of know die-stacked flash memory devices.Type: ApplicationFiled: June 25, 2010Publication date: March 29, 2012Applicant: BIWIN TECHNOLOGY LIMITEDInventors: Rixin Sun, Zhenhua Li
-
Publication number: 20120074587Abstract: A semiconductor wafer has first and second opposing surfaces. A plurality of conductive vias is formed partially through the first surface of the semiconductor wafer. The semiconductor wafer is singulated into a plurality of first semiconductor die. The first semiconductor die are mounted to a carrier. A second semiconductor die is mounted to the first semiconductor die. A footprint of the second semiconductor die is larger than a footprint of the first semiconductor die. An encapsulant is deposited over the first and second semiconductor die and carrier. The carrier is removed. A portion of the second surface is removed to expose the conductive vias. An interconnect structure is formed over a surface of the first semiconductor die opposite the second semiconductor die. Alternatively, a first encapsulant is deposited over the first semiconductor die and carrier, and a second encapsulant is deposited over the second semiconductor die.Type: ApplicationFiled: September 13, 2011Publication date: March 29, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Jun Mo Koo, Pandi C. Marimuthu, Seung Wook Yoon, Il Kwon Shim
-
Publication number: 20120068177Abstract: A measuring apparatus including a first chip, a first circuit layer, a first heater, a first stress sensor and a second circuit layer is provided. The first chip has a first through silicon via, a first surface and a second surface opposite to the first surface. The first circuit layer is disposed on the first surface. The first heater and the first stress sensor are disposed on the first surface and connected to the first circuit layer. The second circuit layer is disposed on the second surface. The first heater comprises a plurality of first switches connected in series to generate heat.Type: ApplicationFiled: November 30, 2011Publication date: March 22, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ra-Min Tain, Ming-Ji Dai, Shyh-Shyuan Sheu, Chih-Sheng Lin, Shih-Hsien Wu
-
Publication number: 20120032347Abstract: A fabrication method of a chip scale package includes providing electronic components, each having an active surface with electrode pads and an opposite inactive surface, and a hard board with a soft layer disposed thereon; adhering the electronic components to the soft layer via the inactive surfaces thereof; pressing the electronic components such that the soft layer encapsulates the electronic components while exposing the active surfaces thereof; forming a dielectric layer on the active surfaces of the electronic components and the soft layer; and forming a first wiring layer on the dielectric layer and electrically connected to the electrode pads, thereby solving the conventional problems caused by directly attaching a chip on an adhesive film, such as film-softening, encapsulant overflow, warpage, chip deviation and contamination that lead to poor electrical connection between the electrode pads and the wiring layer formed in a subsequent RDL process and even waste product.Type: ApplicationFiled: December 17, 2010Publication date: February 9, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chang, Chun-Chi Ke, Chien-Ping Huang
-
Publication number: 20120032318Abstract: A layered chip package includes a main body, and wiring that includes a plurality of wires disposed on a side surface of the main body. The main body includes: a main part including a plurality of layer portions; a plurality of first terminals disposed on the top surface of the main part and connected to the wiring; and a plurality of second terminals disposed on the bottom surface of the main part and connected to the wiring. Each layer portion includes a semiconductor chip. The plurality of second terminals are positioned to overlap the plurality of first terminals as viewed in a direction perpendicular to the top surface of the main body. A plurality of pairs of first and second terminals that are electrically connected via the wires include a plurality of pairs of a first terminal and a second terminal that are positioned not to overlap each other.Type: ApplicationFiled: August 9, 2010Publication date: February 9, 2012Applicants: SAE MAGNETICS (H.K.) LTD., HEADWAY TECHNOLOGIES, INC.Inventors: Yoshitaka Sasaki, Hiroyuki Ito, Hiroshi Ikejima, Atsushi Iijima
-
Publication number: 20120007227Abstract: A semiconductor package including a protection layer, a plurality of semiconductor chips stacked on the protection layer, an inner encapsulant disposed on the protection layer to surround side surfaces of the semiconductor chips, and a terminal disposed to be buried in an upper portion of the inner encapsulant. Herein, each of the semiconductor chips includes an active surface, an inactive surface opposite to the active surface, and a chip pad disposed on a portion of the active surface, and an upper surface of the terminal is exposed from an upper surface of the inner encapsulant.Type: ApplicationFiled: June 17, 2011Publication date: January 12, 2012Applicant: Samsung Electronics Co., LtdInventors: Yun-Rae CHO, Kun-Dae Yeom
-
Publication number: 20110309509Abstract: A semiconductor chip includes a substrate with a barrier region and a conductive diffusion region formed in the substrate and is surrounded by the barrier region. The conductive diffusion region may provide a conductive oath from top of the substrate to bottom of the substrate.Type: ApplicationFiled: December 29, 2010Publication date: December 22, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Sung Min KIM
-
Publication number: 20110309499Abstract: A method of manufacturing a device includes forming a covering layer having affinity for a filler to be injected into a space between a first base and a second base, on at least one of the opposing surfaces of the first base and the second base, and then injecting the filler into the space between the first base and the second base.Type: ApplicationFiled: June 9, 2011Publication date: December 22, 2011Inventor: Hiroyuki ODE
-
Publication number: 20110309357Abstract: A measuring apparatus including a first chip, a first circuit layer, a first heater, a first stress sensor and a second circuit layer is provided. The first chip has a first through silicon via, a first surface and a second surface opposite to the first surface. The first circuit layer is disposed on the first surface. The first heater and the first stress sensor are disposed on the first surface and connected to the first circuit layer. The second circuit layer is disposed on the second surface.Type: ApplicationFiled: December 8, 2010Publication date: December 22, 2011Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ra-Min Tain, John H. Lau, Ming-Che Hsieh, Wei Li, Ming-Ji Dai
-
Patent number: 8072083Abstract: A film-on-wire spacer covers an entire upper surface of a lower electronic component. Accordingly, an upper electronic component is supported above bond pads and lower bond wires of the lower electronic component. This decreases the stress on the upper electronic component, e.g., during wirebonding, and thus decreases the chance of cracking the upper electronic component. Further, the lower bond wires are enclosed in and protected by the film-on-wire spacer. Further, the film-on-wire spacer is thin resulting in a minimum height of the stacked electronic component package.Type: GrantFiled: January 20, 2010Date of Patent: December 6, 2011Assignee: Amkor Technology, Inc.Inventors: Roger D. St. Amand, ChangSuk Han, YounSang Kim, KyungRok Park, Vladimir Perelman
-
Publication number: 20110291246Abstract: A semiconductor package includes a plurality of stacked semiconductor chips and a filling material. Each of the stacked semiconductor chips includes a semiconductor substrate having a first surface and a second surface, wherein a circuit pattern such as a bonding pad is formed on the first surface, and a first align pattern formed on the first surface of the semiconductor substrate, wherein the first align pattern is formed of a magnetic material. The filling material fills a gap between the semiconductor chips.Type: ApplicationFiled: April 28, 2011Publication date: December 1, 2011Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Seung Hee JO, Seong Cheol KIM
-
Patent number: 8063474Abstract: A multiple-chip package has top and bottom pre-molded leadframes formed prior to the flip-chip attachment of semiconductor die to the leadframes. After die attachment, underfill is used to encase all but one surface of the die, and the top and bottom leadframes are joined together by solder bump balls with the exposed surfaces of the semiconductor dice proximate to each other.Type: GrantFiled: February 6, 2008Date of Patent: November 22, 2011Assignee: Fairchild Semiconductor CorporationInventors: Yong Liu, Qiuxiao Qian
-
Patent number: 8048766Abstract: A method of fabricating a die containing an integrated circuit, including active components and passive components, includes producing a first substrate containing at least one active component of active components and a second substrate containing critical components of the passive components, such as perovskites or MEMS, and bonding the two substrates by a layer transfer. The method provides an improved monolithic integration of devices such as MEMS with transistors.Type: GrantFiled: June 23, 2004Date of Patent: November 1, 2011Assignee: Commissariat a l'Energie AtomiqueInventors: Jean-Pierre Joly, Laurent Ulmer, Guy Parat
-
Patent number: 8049322Abstract: A method for making an integrated circuit package-in-package system includes: forming a first integrated circuit package including a first device and a first substrate and having a first interface; stacking a second integrated circuit package including a second device and a second substrate and having a second interface above the first integrated circuit package; and fitting the first interface directly on the second interface.Type: GrantFiled: April 30, 2010Date of Patent: November 1, 2011Assignee: Stats Chippac Ltd.Inventors: Choong Bin Yim, Hyeog Chan Kwon, Jong-Woo Ha
-
Patent number: 8048727Abstract: An SRAM device includes a substrate having at least one cell active region in a cell array region and a plurality of peripheral active regions in a peripheral circuit region, a plurality of stacked cell gate patterns in the cell array region, and a plurality of peripheral gate patterns disposed on the peripheral active regions in the peripheral circuit region. Metal silicide layers are disposed on at least one portion of the peripheral gate patterns and on the semiconductor substrate near the peripheral gate patterns, and buried layer patterns are disposed on the peripheral gate patterns and on at least a portion of the metal silicide layers and the portions of the semiconductor substrate near the peripheral gate patterns. An etch stop layer and a protective interlayer-insulating layer are disposed around the peripheral gate patterns and on the cell array region. Methods of forming an SRAM device are also disclosed.Type: GrantFiled: January 14, 2010Date of Patent: November 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Hoon Jang, Soon-Moon Jung, Young-Seop Rah, Han-Byung Park
-
Patent number: 8044497Abstract: The formation of electronic assemblies is described. One embodiment includes first and second semiconductor die structures each including a front side and a backside, the front side including an active region and the backside including metal regions and non-metal regions thereon. The first and second semiconductor die structures include a plurality of vias, the vias forming electrical connections between the active region and the backside metal regions. The first and second semiconductor die structures are stacked together with at least one of the metal regions on the backside of the first semiconductor die structure in direct contact with at least one of the metal regions on the back side of the second semiconductor die structure. Other embodiments are described and claimed.Type: GrantFiled: September 10, 2007Date of Patent: October 25, 2011Assignee: Intel CorporationInventors: Bok Eng Cheah, Shanggar Periaman, Kooi Chi Ooi, Yen Hsiang Chew
-
Publication number: 20110248400Abstract: A manufacturing method of a semiconductor device includes: forming a columnar electrode on a semiconductor wafer; flip-chip bonding a second semiconductor chip onto the semiconductor wafer; forming a molding portion on the semiconductor wafer, the molding portion covering and molding the columnar electrode and the second semiconductor chip; grinding or polishing the molding portion and the second semiconductor chip so that an upper face of the columnar electrode and an upper face of the semiconductor chip are exposed; and cutting the molding portion and the semiconductor wafer so that a first semiconductor chip, where the second semiconductor chip is flip-chip bonded and the columnar electrode is formed, is formed.Type: ApplicationFiled: June 21, 2011Publication date: October 13, 2011Inventors: Masanori ONODERA, Kouichi MEGURO