Device Consisting Of Plurality Of Semiconductor Or Other Solid-state Devices Or Components Formed In Or On Common Substrate, E.g., Integrated Circuit Device (epo) Patents (Class 257/E25.023)
-
Patent number: 7332808Abstract: A semiconductor module according to the invention includes: an island formed of a conductive material; a plurality of leads disposed in vicinity of the island; a resin sealing body which is mounted on the island and disposed such that a back surface of a circuit board on which semiconductor elements is exposed upward; a sensor which is mounted on the back surface of the circuit board; and a thin metallic wire which electrically connects the circuit board with the leads. The island, the resin sealing body, the sensor, and parts of the leads are sealed by a second sealing resin.Type: GrantFiled: March 29, 2006Date of Patent: February 19, 2008Assignee: Sanyo Electric Co., Ltd.Inventors: Noriaki Sakamoto, Chikara Kaneta, Yoshihiko Yanase, Yoshiyuki Kobayashi
-
Patent number: 7317250Abstract: A high density memory card assembly having application for USB drive storage, flash and ROM memory cards, and similar memory card formats. A cavity is formed through a rigid laminate substrate. First and second digital memory devices (e.g., TSOP packages or bare semiconductor dies) are located within the cavity so as to be recessed relative to the top and bottom of the substrate. The recessed first and second memory devices are arranged in spaced, face-to-face alignment with one another within the cavity. The first and second memory devices are covered and protected by respective first and second memory packages that are located on the top and bottom of the substrate. By virtue of the foregoing, the memory package density of the assembly can be increased without increasing the height or area consumed by the assembly for receipt within an existing external housing.Type: GrantFiled: September 30, 2004Date of Patent: January 8, 2008Assignee: Kingston Technology CorporationInventors: Wei H. Koh, David Chen
-
Patent number: 7307340Abstract: An electronic module comprises a monolithic microelectronic substrate including at least one integrated circuit die, e.g., a plurality of unseparated memory dice or a mixture of different types of integrated circuit dice. The monolithic substrate further includes a redistribution structure disposed on the at least one integrated circuit die and providing a connector contact coupled to the at least one integrated circuit die. For example, the connector contact may be configured as edge connector contact for the module. The redistribution structure may be configured to provide a passive electronic device, e.g., an inductor, capacitor and/or resistor, electrically coupled to the at least one integrated circuit die and/or the redistribution structure may comprise at least one conductive layer configured to provide electrical connection to a contact pad of an electronic device mounted on the substrate. Methods of fabricating electronic modules are also discussed.Type: GrantFiled: April 14, 2004Date of Patent: December 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Duk Baek, Dong Hyeon Jang, Gu Sung Kim, Kang Wook Lee, Jae Sik Chung
-
Patent number: 7294928Abstract: A bottom unit including a bottom unit semiconductor chip is mounted to a circuit board and one or more top elements such as packaged semiconductor chips are mounted to the bottom unit. Both mounting operations can be performed using the same techniques as commonly employed for mounting components to a circuit board. Ordinary packaged chips can be employed as the top elements, thereby reducing the cost of the assembly and allowing customization of the assembly by selecting packaged chips. The assembly achieves benefits similar to those obtained with a preassembled stacked chip unit, but without the expense of special handling of the bare dies included in the packaged chips.Type: GrantFiled: September 5, 2003Date of Patent: November 13, 2007Assignee: Tessera, Inc.Inventors: Kyong-Mo Bang, David Gibson, Young-Gon Kim, John B. Riley
-
Patent number: 7291926Abstract: The present invention relates to a multi-chip package structure, comprising a first substrate, a first chip, a sub-package and a first molding compound. The first chip is attached to the first substrate. The first molding compound encapsulates the first chip, the sub-package and the top surface of the first substrate. The bottom surface of the sub-package is attached to the first chip. The sub-package comprises a second substrate, a second chip and a second molding compound. The second substrate has a top surface and a bottom surface, and is electrically connected to the first chip. The second chip is attached to the top surface of the second substrate to which the second chip is electrically connected. The second molding compound encapsulates the second chip and part of the top surface of the second substrate. Whereby, the relative large area caused by the parallel arrangement of a plurality of conventional package structures can be reduced, and there is no need to redesign signal-transmitting path.Type: GrantFiled: February 14, 2006Date of Patent: November 6, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Su Tao, Yu-Fang Tsai
-
Patent number: 7285850Abstract: A support structure for a semiconductor device with peripherally disposed contacts includes a support substrate and at least one conductive column protruding from the support substrate. The at least one conductive column is configured to contact an outer connector on a peripheral edge of a semiconductor device that may be carried by the support structure. Optionally, the at least one conductive column may engage a feature of (e.g., a recess in) the peripherally disposed outer connector. The at least one conductive column may facilitate alignment of one or more semiconductor devices with the support substrate alignment of semiconductor devices relative to one another, or electrical connection between multiple semiconductor devices of other components.Type: GrantFiled: May 8, 2006Date of Patent: October 23, 2007Assignee: Micron Technology, Inc.Inventors: Chia Yong Poo, Boon Suan Jeung, Low Siu Waf, Chan Min Yu, Neo Yong Loo, Chua Swee Kwang
-
Publication number: 20070210435Abstract: An assembly of microelectronic devices and method for forming an assembly of microelectronic devices. In one embodiment, the method includes positioning a first packaged microelectronic device adjacent to a support member having support member circuitry, with the first packaged microelectronic device having a first microelectronic die at least partially encased in a first encapsulant to define a first package configuration. The method can further include electrically connecting the first packaged microelectronic device to a first portion of the support member circuitry and positioning at least proximate to the first packaged microelectronic device a second packaged microelectronic device having a second microelectronic die at least partially encased in a second encapsulant to define a second package configuration different than the first package configuration. The first packaged microelectronic device can be positioned between the support member and the second packaged microelectronic device.Type: ApplicationFiled: May 21, 2007Publication date: September 13, 2007Applicant: Micron Technology, Inc.Inventor: David Corisis
-
Patent number: 7262498Abstract: An assembly includes a substrate, a device coupled to the substrate; a ring formed on the substrate; and one or more bonding pads formed on the substrate, wherein the ring and bonding pads are formed of a same material.Type: GrantFiled: January 18, 2005Date of Patent: August 28, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: David M. Craig, Chien-Hua Chen, Charles C. Haluzak, Ronnie J. Yenchik
-
Patent number: 7259451Abstract: Invertible microfeature device packages and associated methods for manufacture and use are disclosed. A package in accordance with one embodiment includes a microfeature device having a plurality of device contacts, and a conductive structure electrically connected to the contacts. The conductive structure can have first and second package contacts accessible for electrical coupling to at least one device external to the package, with the first package contacts accessible from a first direction and the second package contacts configured to receive solder balls and accessible from a second direction opposite the first. An encapsulant can be disposed adjacent to the microfeature device and the conductive structure and can have apertures aligned with the second package contacts to contain solder balls carried by the second package contacts.Type: GrantFiled: August 15, 2005Date of Patent: August 21, 2007Assignee: Micron Technology, Inc.Inventors: Eric Tan Swee Seng, Thiam Chye Lim
-
Patent number: 7247934Abstract: A multi-chip semiconductor package and a fabrication method thereof are provided. At least one first chip is mounted on and electrically connected to an upper surface of a substrate via solder bumps. A preformed package structure having a second chip and a first encapsulation body is mounted on the upper surface of the substrate, wherein outer leads of the preformed package structure are exposed from the first encapsulation body and electrically connected to the upper surface of the substrate. The first encapsulation body, outer leads and substrate form a space where the first chip is received, and a gap is present between the first chip and the first encapsulation body. A second encapsulation body is formed on the upper surface of the substrate to encapsulate the first chip, solder bumps and preformed package structure. A plurality of solder balls are implanted on the lower surface of the substrate.Type: GrantFiled: December 29, 2004Date of Patent: July 24, 2007Assignee: Siliconware Precision Industries Co., Ltd.Inventor: Han-Ping Pu
-
Patent number: 7235871Abstract: An assembly of microelectronic devices and method for forming an assembly of microelectronic devices. In one embodiment, the method includes positioning a first packaged microelectronic device adjacent to a support member having support member circuitry, with the first packaged microelectronic device having a first microelectronic die at least partially encased in a first encapsulant to define a first package configuration. The method can further include electrically connecting the first packaged microelectronic device to a first portion of the support member circuitry and positioning at least proximate to the first packaged microelectronic device a second packaged microelectronic device having a second microelectronic die at least partially encased in a second encapsulant to define a second package configuration different than the first package configuration. The first packaged microelectronic device can be positioned between the support member and the second packaged microelectronic device.Type: GrantFiled: July 15, 2003Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventor: David J. Corisis
-
Patent number: 7227252Abstract: A semiconductor component includes a substrate and multiple stacked, encapsulated semiconductor dice on the substrate. A first die is back bonded to the substrate and encapsulated in a first encapsulant, and a second die is back bonded to the first encapsulant. The first encapsulant has a planar surface for attaching the second die, and can also include locking features for the second die. The component also includes a second encapsulant encapsulating the second die and forming a protective body for the component. A method for fabricating the component includes the steps of attaching the first die to the substrate, forming the first encapsulant on the first die, attaching the second die to the first encapsulant, and forming the second encapsulant on the second die.Type: GrantFiled: August 17, 2005Date of Patent: June 5, 2007Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 7215022Abstract: A multi-die module is electrically connected to both an unpackaged die and a packaged die as disclosed herein. The multi-die module has a footprint that is the same as conventional multi-die packages, which do not include packaged die, thereby allowing the multi-die module to be interchangeable with conventional multi-die packages. In one embodiment, the unpackaged die is a graphics processor, and the packaged die is a standard memory that has been burned in, functionally tested, and speed rated.Type: GrantFiled: June 21, 2001Date of Patent: May 8, 2007Assignee: ATI Technologies Inc.Inventors: Vincent Chan, Samuel Ho
-
Patent number: 7208824Abstract: Disclosed is a land grid array module comprising: a substrate; a plurality of active and passive components mounted on both sides of the substrate; and a molding compound for encapsulating the both sides of the substrate with the active and passive components mounted thereon. The land grid array module mounts the passive and active components on both sides of the substrate, thereby improving the integration of the circuit device. Also, the use of a thin film printed circuit board or a flexible printed circuit board with high rigidity as the substrate reduces the overall thickness of the land grid array module.Type: GrantFiled: April 6, 2005Date of Patent: April 24, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Min Lee, Kyu-Sub Kwak
-
Patent number: 7190060Abstract: A three-dimensional stacked semiconductor package device includes first and second semiconductor package devices and a conductive bond. The first device includes a first insulative housing, a first semiconductor chip and a first lead that is bent outside the first insulative housing. The second device includes a second insulative housing, a second semiconductor chip and a second lead that is flat outside the second insulative housing. The conductive bond contacts and electrically connects the leads.Type: GrantFiled: October 28, 2003Date of Patent: March 13, 2007Assignee: Bridge Semiconductor CorporationInventor: Cheng-Lien Chiang
-
Patent number: 7170183Abstract: Disclosed are a wafer level stacked package and its manufacturing method. As one example, in such a wafer level stacked package, a first semiconductor die is electrically connected to an upper surface of a substrate and a second semiconductor die is electrically connected to a lower surface of the substrate. That is, with respect to one substrate, semiconductor dies can be stacked on upper and lower surfaces of the substrate. Also, underfill is formed between the respective semiconductor dies and the substrate, thereby enhancing bonding forces between the respective semiconductor dies and the substrate. In addition to stacking the semiconductor dies, packages can be stacked with each other. That is, it is possible to stack a plurality of completed wafer level packages with each other in an up-and-down direction.Type: GrantFiled: May 13, 2005Date of Patent: January 30, 2007Assignee: Amkor Technology, Inc.Inventors: Bong Chan Kim, Yoon Joo Kim, Ji Young Chung
-
Patent number: 7145226Abstract: This invention relates to an apparatus and methods for increasing the microelectronic package density by stacking multiple microelectronic packages in an array and controlling package to package scalability without stressing the carrier substrates and without limiting the number of signal and input/output leads. Specifically, an intermediate substrate having conductive risers therein is used to enable pitch control of the package to package interconnection, control of the standoff distance and act as a microelectronic package stiffener.Type: GrantFiled: June 30, 2003Date of Patent: December 5, 2006Assignee: Intel CorporationInventor: Takashi Kumamoto
-
Patent number: 7138710Abstract: A semiconductor device includes a semiconductor substrate in which an integrated circuit is formed, a through-hole electrode which is formed through first and second surfaces of the semiconductor substrate and includes a first projecting section which projects from the first surface and a second projecting section which projects from the second surface, and an insulating layer which is formed in a region around the second projecting section except a part of the second surface so as to extend outward beyond an outer edge of the first projecting section.Type: GrantFiled: June 8, 2004Date of Patent: November 21, 2006Assignee: Seiko Epson CorporationInventor: Motohiko Fukazawa
-
Patent number: 7134194Abstract: An electronic module and method that enable circuitry required by one form of the module (e.g., a developmental unit) to be omitted in a second form of the module (e.g., a production unit), without necessitating additional changes in the module. The electronic module includes a motherboard, a multichip module (MCM) mounted to the motherboard, and a circuit unit connected to the MCM. The circuit unit comprises a flexible substrate, instrumentation circuitry mounted on the flexible substrate, and a connector coupled to the flexible substrate. The flexible substrate has signal lines that electrically communicate with the MCM, the instrumentation circuitry, and the connector. A portion of the flexible substrate is located between the MCM and the motherboard and permits electrical communication therebetween. The instrumentation circuitry does not occupy space on the motherboard.Type: GrantFiled: November 13, 2003Date of Patent: November 14, 2006Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, Todd P. Oman, Micheal E. Miller
-
Patent number: 7129583Abstract: The present invention relates to a multi-chip package structure, comprising a first substrate, a first chip, a sub-package and a first molding compound. The first chip is attached to the first substrate. The first molding compound encapsulates the first chip, the sub-package and the top surface of the first substrate. The bottom surface of the sub-package is attached to the first chip. The sub-package comprises a second substrate, a second chip and a second molding compound. The second substrate has a top surface and a bottom surface, and is electrically connected to the first chip. The second chip is attached to the top surface of the second substrate to which the second chip is electrically connected. The second molding compound encapsulates the second chip and part of the top surface of the second substrate. Whereby, the relative large area caused by the parallel arrangement of a plurality of conventional package structures can be reduced, and there is no need to redesign signal-transmitting path.Type: GrantFiled: December 31, 2004Date of Patent: October 31, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Su Tao, Yu-Fang Tsai
-
Patent number: 7098528Abstract: An embedded redistribution interposer is disclosed for providing footprint compatible chip package migration in which a die designed to be mounted into chip package is originally implemented using a first type of silicon platform and is subsequently redesigned for a second type of silicon platform, resulting in a redesigned die being a different size than the original die and no longer compatible for mounting in the chip package. According to the present invention, the embedded redistribution interposer includes a substrate having a plurality of bond pads on a top side thereof, wherein the redesigned die is mounted to the top of the interposer substrate, and the bottom of the interposer substrate is mounted to the substrate of the chip package. The redesigned die is connected to the redistribution interposer via a first set of electrical connections coupled between the die and the interposer bond pads.Type: GrantFiled: December 22, 2003Date of Patent: August 29, 2006Assignee: LSI Logic CorporationInventors: Ronnie Vasishta, Stan Mihelcic
-
Patent number: 7091588Abstract: A primary side circuit and a secondary side circuit are provided on first and second semiconductor substrates, respectively. A first capacitive insulator on the first substrate electrically insulates and isolates between the primary and secondary side circuits while permitting signal transmission between these circuits. A second capacitive insulator on the second semiconductor substrate electrically isolates the primary and secondary side circuit while permitting signal transmission therebetween. First and second frames are provided for input and output of signals to and from the primary and secondary side circuits. External electrodes of the first and second capacitive insulators are connected together by a third lead frame via a conductive adhesive body including more than one solder ball. The first and second substrates and the lead frames are sealed by a dielectric resin.Type: GrantFiled: December 30, 2004Date of Patent: August 15, 2006Assignee: Hitachi, Ltd.Inventors: Noboru Akiyama, Minehiro Nemoto, Seigou Yukutake, Yasuyuki Kojima, Kazuyuki Kamegaki