Plural, Automatically Sequential Tests Patents (Class 324/73.1)
-
Patent number: 12210054Abstract: One example includes a method for trimming a reference voltage in an integrated circuit (IC). The method includes fabricating the IC that is configured to generate the reference voltage based on a circuit design. The fabricated IC includes a pair of conductive input/output (I/O) leads and a resistance test switch system coupled between the conductive I/O leads. The method also includes coupling the conductive I/O leads of the fabricated IC to a circuit test fixture and setting the resistance test switch system to a test mode via automated testing equipment (ATE) associated with the circuit test fixture. The method also includes providing a test signal to the conductive I/O leads and measuring a resistance between the conductive I/O leads in response to the test signal. The method further includes trimming the reference voltage based on the measured resistance.Type: GrantFiled: November 29, 2022Date of Patent: January 28, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Kar Hou Chai
-
Patent number: 12204044Abstract: A method includes determining a first time domain range, where the first time domain range is one of L time domain ranges, and transmitting a first radio signal in the first time domain range, where any one of the L time domain ranges partially overlaps at least one of the other L?1 time domain ranges, and an absolute value of a difference between time domain start positions of any two of the L time domain ranges is not less than a first threshold F, and is less than a time domain length of the first time domain range.Type: GrantFiled: August 31, 2021Date of Patent: January 21, 2025Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventors: Sida Song, Sha Ma, Lutao Gao
-
Patent number: 12202597Abstract: A control device controls an electric drive system mounted on an electric vertical takeoff and landing aircraft with a rotor, and including a drive motor that turns the rotor. The control device controls the electric drive system to operate selectively in any one operation mode of at least two operation modes: a normal mode and a functional test mode. In the normal mode, the control device controls the drive motor in accordance with a command from a body control device that controls the flight of the electric vertical takeoff and landing aircraft. In the functional test mode, the control device controls the drive motor in accordance with a command sent from outside according to a functional test program, or in accordance with the functional test program preset in the control device.Type: GrantFiled: February 23, 2022Date of Patent: January 21, 2025Assignee: DENSO CORPORATIONInventors: Mariko Hashimoto, Akira Iwakawa, Syun Sugita, Yuuichi Takemura
-
Patent number: 12066483Abstract: One example includes a method for testing an IC device at a testing temperature. The method includes fabricating the IC device based on a circuit design. The IC device includes a power transistor, conductive I/O leads, a temperature test switch system coupled between the conductive I/O leads, and a thermal diode coupled to the temperature test switch system. The method also includes coupling the conductive I/O leads of the IC device to a circuit test fixture and activating the power transistor to conduct a current in the IC device via the circuit test fixture. The method also includes periodically measuring a temperature of the IC device by measuring a voltage across the thermal diode via the conductive I/O leads based on the temperature test switch system until achieving the testing temperature. The method further includes performing functional measurements associated with the IC device at the testing temperature.Type: GrantFiled: November 11, 2022Date of Patent: August 20, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Genesis Benjamin Carr, Vijian Techanamurthy, Vasantkumar Prabhuda Trambadiya
-
Patent number: 12033561Abstract: A display panel and a display device are disclosed in the present application. The display panel includes a driving chip set, a pad set, and a cell test circuit, which can determine a binding state between each pin and a corresponding pad according to timing and states of binding detection signals output in correspondence with a first binding detection line and a second binding detection line, improving detection accuracy of the binding state; compared with relying on a microscope to check the binding state of each pin one by one, detection efficiency of the binding state is improved.Type: GrantFiled: May 16, 2022Date of Patent: July 9, 2024Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventor: Jihui Li
-
Patent number: 12025636Abstract: An example probe for a test system includes a conductor to carry direct current (DC) signals between a DC testing resource and a signal trace on the test system, where the signal trace is for carrying the DC signals and alternating current (AC) signals to and from a device under test; and an inductor connected in series with the conductor. A mechanism is included in the probe for enabling the conductor to move toward the signal trace or a pin electrically connected to the signal trace to create an electrical connection between the conductor and the signal trace to enable the testing resource to transmit the DC signals to the signal trace, and to move away from the signal trace or the pin so that no electrical connection is created between the conductor and the signal trace when the DC signals are not to be transmitted to the signal trace.Type: GrantFiled: January 18, 2022Date of Patent: July 2, 2024Assignee: TERADYNE, INC.Inventor: Timothy D. Lyons
-
Patent number: 12021532Abstract: A quantum controller comprises a first quantum control pulse generation circuit and a second quantum control pulse generation circuit. The first quantum control pulse generation circuit and a second quantum control pulse generation circuit are operable to operate asynchronously during some time intervals of a quantum algorithm and synchronously during other time intervals of the quantum algorithm.Type: GrantFiled: April 13, 2023Date of Patent: June 25, 2024Assignee: Quantum MachinesInventors: Yonatan Cohen, Nissim Ofek, Itamar Sivan
-
Patent number: 12007431Abstract: The present disclosure provides a wafer. The wafer includes a die, a scribe line adjacent to the die, and a test circuit adjacent to the scribe line. The test circuit includes a first switch, a second switch, and a third switch. The first switch has a first node coupled to a first device-under-test and a second node coupled to a first signal supply node. The second switch has a first node coupled to the second DUT and a second node coupled to the first signal supply node. The third switch has a first node directly coupled to the first DUT and the second DUT. The third switch has a second node coupled to a second signal supply node. The third switch selectively couples both of the first DUT and the second DUT to the second signal supply node.Type: GrantFiled: August 27, 2021Date of Patent: June 11, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chia-Wei Huang, Wei-Jhih Wang, Cheng-Cheng Kuo, Yuan-Yao Chang
-
Patent number: 11940489Abstract: A semiconductor device includes: a semiconductor body; an electrical device formed in an active region of the semiconductor body, the active region including an interface between the semiconductor body and an insulating material; and a sensor having a bandwidth tuned to at least part of an energy spectrum of light emitted by carrier recombination at the interface when the electrical device is driven between accumulation and inversion, wherein an intensity of the emitted light is proportional to a density of charge trapping states at the interface, wherein the sensor is configured to output a signal that is proportional to the intensity of the sensed light. Corresponding methods of monitoring and characterizing the semiconductor device and a test apparatus are also described.Type: GrantFiled: October 15, 2021Date of Patent: March 26, 2024Assignee: Infineon Technologies AGInventors: Thomas Aichinger, Maximilian Wolfgang Feil, Andre Kabakow, Hans Reisinger
-
Patent number: 11933844Abstract: A test override circuit includes a memory that includes multiple memory instances. A path selector receives a control signal from automatic test pattern generator equipment (ATE) to control data access to data paths that are operatively coupled between the memory instances and a plurality of logic endpoints. The path selector generates an output signal that indicates which of the data paths is selected in response to the control signal. A gating circuit enables the selected data paths to be accessed by at least one of the plurality of logic endpoints in response to the output signal from the path selector.Type: GrantFiled: May 26, 2021Date of Patent: March 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Wilson Pradeep, Prakash Narayanan
-
Patent number: 11894882Abstract: A measurement system for characterizing a device under test is described. The measurement system includes a signal source, an analysis module, and a directional element that is connected to each of the device under test, the signal source, and the analysis module. The signal source is configured to generate a digital instruction signal or an analog stimulus signal for the device under test. In the case of generating the analog stimulus signal, the directional element is configured to forward the analog stimulus signal from the signal source to the device under test, wherein the device under test includes circuitry configured to generate a digital output signal based on the analog stimulus signal received.Type: GrantFiled: July 9, 2021Date of Patent: February 6, 2024Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Johannes Steffens, Torsten Schorr, Luke Cirillo, Florian Ramian
-
Patent number: 11893914Abstract: A test circuit and method for a display panel, and a display panel. The test circuit includes a panel test sub-circuit configured to control panel test switch units to turn on or turn off, to transmit multiple panel test signals; an array test sub-circuit configured to control array test switch units to turn on or turn off, to output short circuit determination signals at test terminals according to the multiple panel test signals, which are used to determine whether there is a short-circuited data line in the display panel; at least one set of the array test switch units are turned on in a test sub-period, and under a condition that the at least one set of the array test switch units are turned on, the panel test signals corresponding to different types of sub-pixels in the display panel change alternately to an effective level.Type: GrantFiled: February 2, 2022Date of Patent: February 6, 2024Assignee: Yungu (Gu' an) Technology Co., Ltd.Inventor: Guoxiao Bai
-
Patent number: 11886370Abstract: A semiconductor package includes multiple dies that share the same package pin. An output enable register provided on each die is used to select the die that drives an output to the shared pin. A hardware arbitration circuit ensures that two or more dies do not drive an output to the shared pin at the same time.Type: GrantFiled: May 13, 2022Date of Patent: January 30, 2024Assignees: ADVANCED MICRO DEVICES, INC., ATI TECHNOLOGIES ULOInventors: Yulei Shen, Tyrone Tung Huang, Chen-Kuan Hong
-
Patent number: 11879939Abstract: An integrated circuit (IC) includes a clocking system that generates first and second clock signals and a clock enable signal, and a testing system that tests the clocking system. During a capture phase of an at-speed testing mode of the IC, the second clock signal is a gated version of the first clock signal and includes two clock pulses. The testing system determines a first count of clock pulses of the first clock signal between an activation of the capture phase and an assertion of the clock enable signal. Similarly, the testing system determines a second count of clock pulses of the first clock signal between the two clock pulses of the second clock signal. The testing system then compares the first count with a first reference value and the second count with a second reference value to detect a fault in the clocking system.Type: GrantFiled: February 8, 2022Date of Patent: January 23, 2024Assignee: NXP B.V.Inventors: Nikila Krishnamoorthy, Abhishek Mahajan, Rishabh Kaistha, Varsha Bansal
-
Patent number: 11860221Abstract: An apparatus is described for burn-in and/or functional testing of microelectronic circuits of unsingulated wafers. A large number of power, ground, and signal connections can be made to a large number of contacts on a wafer. The apparatus has a cartridge that allows for fanning-in of electric paths. A distribution board has a plurality of interfaces that are strategically positioned to provide a dense configuration. The interfaces are connected through flexible attachments to an array of first connector modules. Each one of the first connector modules can be independently connected to a respective one of a plurality of second connector modules, thereby reducing stresses on a frame of the apparatus. Further features include for example a piston that allows for tight control of forces exerted by terminals onto contacts of a wafer.Type: GrantFiled: January 12, 2022Date of Patent: January 2, 2024Assignee: AEHR TEST SYSTEMSInventors: Donald P. Richmond, II, Kenneth W. Deboe, Frank O. Uher, Jovan Jovanovic, Scott E. Lindsey, Thomas T. Maenner, Patrick M. Shepherd, Jeffrey L. Tyson, Mark C. Carbone, Paul W. Burke, Doan D. Cao, James F. Tomic, Long V. Vu
-
Patent number: 11854915Abstract: The present disclosure provides an electrical test structure, a semiconductor structure and an electrical test method. In the electrical test structure, in a first direction, the electrical test structure includes a first layer, an interconnect hole and a second layer arranged in a stack, and the interconnect hole is in contact with the first layer; the second layer includes a body part and a test part, and the test part is connected to the body part; the interconnect hole is configured as, when an offset distance of the interconnect hole relative to a preset position in a second direction is less than a first preset distance, or an offset distance of the interconnect hole relative to the preset position in a third direction is less than a second preset distance, the interconnect hole is spaced apart from the test part.Type: GrantFiled: November 2, 2021Date of Patent: December 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Hai Wang
-
Patent number: 11835581Abstract: The disclosure describes a novel method and apparatus for improving interposers that connected stacked die assemblies to system substrates. The improvement includes the addition of IEEE 1149.1 circuitry within interposers to allow simplifying interconnect testing of digital and analog signal connections between the interposer and system substrate it is attached too. The improvement also includes the additional 1149.1 controlled circuitry that allows real time monitoring of voltage supply and ground buses in the interposer. The improvement also includes the additional of 1149.1 controlled circuitry that allows real time monitoring of functional digital and analog input and output signals in the interposer. The improvement also provides the ability to selectively serially link the 1149.1 circuitry in the interposer with 1149.1 circuitry in the die of the stack.Type: GrantFiled: February 20, 2023Date of Patent: December 5, 2023Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 11821945Abstract: An integrated circuit, comprising functional circuitry and testing circuitry. A first set of pads is operable in a first state for communicating testing signals to the testing circuitry and operable in a second state for communicating input/output signals to the functional circuitry. A second set of pads, differing from the first set of pads, is operable in the second state for communicating testing signals to the testing circuitry for testing signals associated in the second state with the first set of pads.Type: GrantFiled: March 30, 2021Date of Patent: November 21, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Prakash Narayanan, Rajesh Kumar Mittal, Rajat Mehrotra
-
Patent number: 11824966Abstract: A transmitter is configured to transmit a series of command signals and a series of data signals. The transmitter includes a serializer and a multiplexer. The serializer is configured to generate the series of data signals. The multiplexer, coupled to the serializer, is configured to selectively output the series of command signals or the series of data signals.Type: GrantFiled: January 31, 2021Date of Patent: November 21, 2023Assignee: NOVATEK Microelectronics Corp.Inventors: Yong-Ren Fang, Yu-Hsiang Wang, Che-Wei Yeh
-
Patent number: 11789070Abstract: A test and measurement device includes an input configured to receive an analog signal from a Device Under Test (DUT), an Analog to Digital Converter (ADC) coupled to the input and structured to convert the analog signal to a digital signal, a receiver implemented in a first Field Programmable Gate Array (FPGA) and structured to accept the digital signal and perform signal analysis on the digital signal, a transmitter implemented in a second FPGA and structured to generate a digital output signal, and a Digital to Analog Converter (DAC) coupled to the transmitter and structured to convert the digital output signal from the transmitter to an analog signal, and structured to send the analog signal to the DUT. The receiver and the transmitter are coupled together by a high speed data link over which data about the current testing environment may be shared.Type: GrantFiled: May 18, 2021Date of Patent: October 17, 2023Assignee: Tektronix, Inc.Inventors: Pirooz Hojabri, Joshua J. O'Brien, Gregory A. Martin, Patrick Satarzadeh, Karen Hovakimyan
-
Patent number: 11782091Abstract: Testing of die on wafer is achieved by; (1) providing a tester with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuitry, (2) providing die on wafer with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuity, and (3) providing a connectivity mechanism between the bidirectional transceiver circuitry's of the tester and a selected group or all of the die on wafer for communication of the JTAG signals.Type: GrantFiled: January 23, 2023Date of Patent: October 10, 2023Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 11740272Abstract: Systems, devices, and methods are described herein for measuring an impedance of a DUT using an integrated impedance measurement device. A system includes a plurality of measurement circuits, a FFT processor, and a controller. The measurement circuits are coupled to the DUTs. Each measurement circuit is configured to generate a clock signal for a respective DUT, detect a voltage of the respective DUT, and generate first voltage related data using the clock signal and the voltage. The FFT processor is coupled to the measurement circuits. The FFT processor is configured to convert the first voltage related data into second voltage related data using a fast Fourier transform for each measurement circuit. The controller is coupled to the measurement circuits and the FFT processor. The controller is configured to calculate an impedance using the second voltage related data for each measurement circuit and output the impedance to each DUT.Type: GrantFiled: April 21, 2021Date of Patent: August 29, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Haohua Zhou, Mei Hsu Wong, Tze-Chiang Huang
-
Patent number: 11705373Abstract: A system and method for performing in-situ measurements of semiconductor devices during chemical vapor deposition (CVD) includes disposing a chip carrier within a sealed chamber of a reactor for carrying out in-situ monitoring of partially fabricated semiconductor devices. The chip carrier includes a plurality of metallized bonding pads disposed along both peripheral edges on a same surface of the base for making electrical connections to metallized pads or contacts on the semiconductor device through bonding wires. Each of the plurality of metallized bonding pads disposed along both peripheral edges is electrically connected to each other as a pair through electrically connecting to a corresponding pair of ports which are disposed along both peripheral edges of the chip carrier. In-situ monitoring of the partially fabricated semiconductor device is performed through connecting the plurality of ports on the chip carrier to an external source-measure unit through a connector and wire harness.Type: GrantFiled: March 10, 2021Date of Patent: July 18, 2023Assignee: NORTHWESTERN UNIVERSITYInventors: Michael J. Moody, Lincoln J. Lauhon, Ju Ying Shang
-
Patent number: 11671082Abstract: A quantum controller comprises a first quantum control pulse generation circuit and a second quantum control pulse generation circuit. The first quantum control pulse generation circuit and a second quantum control pulse generation circuit are operable to operate asynchronously during some time intervals of a quantum algorithm and synchronously during other time intervals of the quantum algorithm.Type: GrantFiled: July 29, 2021Date of Patent: June 6, 2023Inventors: Yonatan Cohen, Nissim Ofek, Itamar Sivan
-
Patent number: 11644482Abstract: The disclosure describes a novel method and apparatus for improving silicon interposers to include test circuitry for testing stacked die mounted on the interposer. The improvement allows for the stacked die to be selectively tested by an external tester or by the test circuitry included in the interposer.Type: GrantFiled: January 13, 2021Date of Patent: May 9, 2023Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 11614497Abstract: An electronic system can be used to monitor temperature. The electronic system can include a characterized dielectric located adjacent to a plurality of heat-producing electronic devices. The electronic system can also include a leakage measurement circuit that is electrically connected to the characterized dielectric. The leakage measurement circuit can be configured to measure current leakage through the characterized dielectric. The leakage measurement circuit can also be configured to convert a leakage current measurement into a corresponding output voltage. A response device, electrically connected to the leakage measurement circuit can be configured to, in response to the output voltage exceeding a voltage threshold corresponding to a known temperature, initiate a response action.Type: GrantFiled: December 3, 2019Date of Patent: March 28, 2023Assignee: International Business Machines CorporationInventors: Matthew Doyle, James Busby, Edward N. Cohen, John R. Dangler, Gerald Bartley, Michael Fisher, Arthur Higby, David Clifford Long, Mark J. Jeanson, Darryl Becker
-
Patent number: 11585842Abstract: The present invention relates to an electronic test device for at least one avionic function to be tested, intended to be embedded in an aircraft, the aircraft comprising at least one avionic equipment item, the test device being intended to be connected to the at least one avionic equipment item and comprising: an acquisition module, configured to acquire flight data from the at least one avionic equipment item, and a computing module, configured to compute simulated output data, from acquired flight data and via an implementation of the avionic function to be tested, the avionic function to be tested being able, from the flight data, to deliver the output data.Type: GrantFiled: April 24, 2020Date of Patent: February 21, 2023Assignee: THALESInventors: François Colonna, André Cleroux, Marion Nicaud
-
Patent number: 11567129Abstract: A method comprises a system comprising a host device coupled to a first remote device actively operating according to a state diagram that the host device and all remote devices follow during operation of the system. The method further comprises powering up a second remote device while the host device and first remote device are actively operating according to the state diagram. The second remote device waits for a synchronization point sequence. Upon detecting the synchronization point sequence, the second remote device implements a predetermined feature set and synchronizes itself to the state diagram at a common point as the host device and first remote device.Type: GrantFiled: February 11, 2021Date of Patent: January 31, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Gary L. Swoboda
-
Patent number: 11561258Abstract: Testing of die on wafer is achieved by; (1) providing a tester with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuitry, (2) providing die on wafer with the capability of externally communicating JTAG test signals using simultaneously bidirectional transceiver circuitry, and (3) providing a connectivity mechanism between the bidirectional transceiver circuitry's of the tester and a selected group or all of the die on wafer for communication of the JTAG signals.Type: GrantFiled: December 22, 2021Date of Patent: January 24, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Lee D. Whetsel
-
Patent number: 11537114Abstract: Example implementations include a method of pre-bootup fault monitor of a LASER diode driver output, by applying a first power to a pre-bootup fault monitor device, setting a fault condition at the pre-bootup fault monitor device to a no-fault state, initiating the pre-bootup fault monitor device, determining whether a first impedance of driver output satisfies an impedance threshold, and in response to a determination that the first impedance satisfies the impedance threshold, applying a second power to the output device.Type: GrantFiled: March 1, 2021Date of Patent: December 27, 2022Assignee: Renesas Electronics America Inc.Inventors: Lokesh Kumath, Muthukumaran Chandrasekaran, Barry Concklin, Bin Liu, Ha Chu Vu, Matthew Cole
-
Patent number: 11513145Abstract: A semiconductor test device for measuring a contact resistance includes: first fin structures, upper portions of the first fin structures protruding from an isolation insulating layer; epitaxial layers formed on the upper portions of the first fin structures, respectively; first conductive layers formed on the epitaxial layers, respectively; a first contact layer disposed on the first conductive layers at a first point; a second contact layer disposed on the first conductive layers at a second point apart from the first point; a first pad coupled to the first contact layer via a first wiring; and a second pad coupled to the second contact layer via a second wiring. The semiconductor test device is configured to measure the contact resistance between the first contact layer and the first fin structures by applying a current between the first pad and the second pad.Type: GrantFiled: August 3, 2020Date of Patent: November 29, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Cheng-Yi Peng, Chia-Cheng Ho, Ming-Shiang Lin, Chih-Sheng Chang, Carlos H. Diaz
-
Patent number: 11481519Abstract: Methods of sensory input integrity attestation are provided. Artifacts included within devices under test inject a known noise signal into the output signal of one or more output devices that are detectable by one or more input devices (i.e., sensors) of an embedded device, and monitor the received input data. By comparing the received signal against the expected noise signal, attestation of the validity of sensory input data is possible. Such sensory input data attestation is capable either locally or using a remote attestation device with knowledge of the expected data stream.Type: GrantFiled: November 20, 2020Date of Patent: October 25, 2022Assignee: RED BALLOON SECURITY, INC.Inventors: Ang Cui, Joseph Dean Pantoga
-
Patent number: 11471087Abstract: Methods of performing diagnostic tests on electroencephalography (EEG) recording devices comprising at least one stimulator coupled with a plurality of EEG electrode recording channels and corresponding recording channel connectors are performed by a test fixture comprising a plurality of resistors coupled with one or more of the EEG electrode recording channels and corresponding recording channel connectors. The methods include performing an impedance test for determining if each EEG recording channel of the EEG recording device has a predefined impedance, performing a channel uniqueness test for each EEG recording channel, performing a test for verifying the state of a switch of the stimulator of the EEG recording device, and performing a test for verifying connector IDs of the recording channel connectors connecting the EEG electrodes to respective EEG recording channels.Type: GrantFiled: November 8, 2019Date of Patent: October 18, 2022Inventors: Ethan Rhodes, Richard A. Villarreal, John A. Cadwell, Rose Rehfeldt
-
Patent number: 11460502Abstract: Provided is a measuring method for testing a device under test (DUT) having a plurality of terminals and, particularly, to a means for measuring the functions and performance of various electronic devices in which an electronic circuit such as that in an electronic device, a semiconductor element, a circuit module, and a circuit board is mounted, and to: a method by which a processor supports measurement with software such that unit costs can be reduced to be lower than those of conventional means operating with various, high-cost hardware; and a device using the same.Type: GrantFiled: June 7, 2018Date of Patent: October 4, 2022Assignee: PHOSPHIL INC.Inventor: Byung Kyu Kim
-
Patent number: 11460497Abstract: A device analysis apparatus is a device analysis apparatus for determining a quality of a power semiconductor device, including an application unit that applies a voltage signal to the power semiconductor device, a light detection unit that detects light from the power semiconductor device at a plurality of detection positions and outputs detection signals based on detection results, and a determination unit that determines the quality of the power semiconductor device based on temporal changes of the detection signals.Type: GrantFiled: April 18, 2018Date of Patent: October 4, 2022Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Toru Matsumoto, Koichi Endo, Tomonori Nakamura, Kazushige Koshikawa
-
Patent number: 11454651Abstract: A test system can include a probe suitable to be coupled between a test measurement device and a device under test (DUT). The probe can include a signal input to receive an active signal from the DUT and a signal output to provide the active signal to the test measurement device. The probe can also include an input ground to connect to the DUT ground and an output ground to connect to the test measurement device ground. A probe ground connection checking device can automatically determine whether the probe ground connections to the DUT ground and test measurement device ground are solid.Type: GrantFiled: December 7, 2020Date of Patent: September 27, 2022Assignee: Tektronix, Inc.Inventors: Daniel G. Knierim, William A. Hagerup, Barton T. Hickman, Ira G. Pollock
-
Patent number: 11442042Abstract: Disclosed is a flexible coil circuit for a non-destructive inspection probe. The coil circuit is made of multiple layers of thin flexible ceramic material, each ceramic layer having a metallization layer deposited thereon. The circuit is capable of continuous operation at temperatures up to 350° C. The metallized layers are able to slide freely over one another as the probe is flexed, enabling the probe to conform to the circumference of pipes as small as 2 inches in diameter.Type: GrantFiled: June 25, 2019Date of Patent: September 13, 2022Assignee: Olympus Scientific Solutions Americas Corp.Inventors: Matthew Edward Stanton, C. Tricia Liu
-
Patent number: 11442098Abstract: Example automatic test equipment (ATE) includes a first test instrument to receive a waveform from a device under test, where the waveform is based on test signals sent from the ATE to the DUT; circuitry to generate digital pulses based on the waveform; and a second test instrument to receive the digital pulses over at least two digital pins and to process the digital pulses to test the DUT.Type: GrantFiled: June 20, 2019Date of Patent: September 13, 2022Assignee: TERADYNE, INC.Inventors: Brian Charles Wadell, Richard Pye
-
Patent number: 11428731Abstract: A sensor integrated circuit including a regulator for generating a regulated voltage includes a digital load configured to draw a load current from the regulator in response to a clock signal during in situ operation and a comparator configured to determine the absence or presence of a fault during in situ operation. The load current is less than or equal to a predetermined level in the absence of a fault and is greater than the predetermined level in the presence of a fault. The comparator is responsive to the load current and to a threshold level and is configured to generate a comparator output signal having a level indicative of whether the load current is less than or greater than the threshold level in order to thereby determine the absence or presence of a fault during in situ operation, respectively.Type: GrantFiled: February 10, 2021Date of Patent: August 30, 2022Assignee: Allegro MicroSystems, LLCInventors: Glenn A. Forrest, Thomas J. Kovalcik, Wei Zhang
-
Patent number: 11379376Abstract: Techniques and devices are described for embedding data in an address stream on an interconnect, such as a memory bus. Addresses in an address stream indicate at least part of a location in memory (e.g., a memory page and offset), whereas data embedded in the address stream can indicate when metadata or other information is available to lend context to the addresses in the address stream. The indication of data in the address stream can be communicated using, for example, a mailbox, a preamble message in a messaging protocol, a checksum, repetitive transmission, or combinations thereof. The indication of data can be recorded from the address stream and may later be used to interpret memory traces recorded during a test or can be used to communicate with a memory device or other recipient of the data during testing or regular operations.Type: GrantFiled: May 20, 2020Date of Patent: July 5, 2022Assignee: Micron Technologies, Inc.Inventor: David Andrew Roberts
-
Patent number: 11372057Abstract: A flexible flat cable testing system includes a first connector including a row of first contacts electrically contacting first ends of a row of wires of a flexible flat cable, a second connector including a row of second contacts electrically contacting second ends of the row of wires, a short circuit test unit including output ports electrically connected to the row of first contacts and input ports electrically connected to the row of second contacts, a potential reader reading a potential level of each of the input ports, and a judgment unit determining whether or not a quality of the flexible flat cable is qualified according to the potential level of each of the input ports. The judgment unit determines that the quality of the flexible flat cable is qualified if the potential level of each of the input ports is equal to a high level output by each of the output ports.Type: GrantFiled: August 21, 2020Date of Patent: June 28, 2022Assignees: Tyco Electronics (Shanghai) Co. Ltd., TE Connectivity CorporationInventors: Zhonghua Xu, Dandan Zhang, Roberto Francisco-Yi Lu, Yingcong Deng, Zongjie Tao
-
Patent number: 11360142Abstract: An apparatus for providing a supply voltage to a device under test includes: a controlled source; a switchable resistor circuited between the output of the controlled source and a dut port, having a comparatively smaller first resistance in a first switch state and a second resistance in a second switch state; a regulator that provides a control signal to the controlled source, to regulate a voltage to be provided to the dut. The apparatus changes a switch state of the switchable resistor while a voltage is provided to the dut via the switchable resistor. The apparatus injects a compensation signal into a control loop including the regulator, the controlled source and the switchable resistor, to thereby cause a change of the voltage provided by the controlled source, to at least partially compensate a change of a voltage drop across the switchable resistor.Type: GrantFiled: September 18, 2019Date of Patent: June 14, 2022Assignee: Advantest CorporationInventors: Martin Mücke, Peter Horvath
-
Patent number: 11340568Abstract: A test system for testing a control unit of a system includes a management server which is configured to provide predefined test instructions, a monitoring system, and a number of output units. The monitoring system is configured to convert test instructions provided by the management server into operating instructions for setting a test configuration on a control unit of a system using predefined assignment logic. The monitoring system is also configured to divide operating instructions for setting the test configuration into partial instructions for setting a partial configuration on the control unit and to temporally and/or logically classify the partial instructions. Respective output units of the number of output units are configured to output the partial instructions transmitted by the monitoring system.Type: GrantFiled: November 9, 2018Date of Patent: May 24, 2022Inventors: Arnd Schirrmann, Omid Omidwar
-
Patent number: 11341064Abstract: A method of protecting a sensitive data sequence in an integrated circuit includes generating a pseudorandom sequence according to a seed sequence; combining the sensitive data sequence with the pseudorandom sequence to generate a protected data sequence; and storing the protected data sequence and the seed sequence. The sensitive data sequence is inaccessible from outside of the integrated circuit.Type: GrantFiled: December 5, 2019Date of Patent: May 24, 2022Assignee: REALTEK SINGAPORE PRIVATE LIMITEDInventor: Alan Maciel Carr
-
Patent number: 11335426Abstract: Methods, systems, and devices for targeted test fail injection are described. A memory device may include self-test circuitry configured to test one or more memory cells of a memory array. The self-test circuitry may be configured to store one or more addresses to fail during a test of the memory array based on an indication from a mode register of the memory device. The self-test circuitry may be configured to fail the stored one or more addresses regardless of the outcome of the test at the one or more memory addresses. For example, when an accessed address matches a stored address during test, the self-test circuitry may generate an indication that the accessed address has failed one or more tests of the self-test procedure. Based on the self-test circuitry failing the stored addresses, a test of the memory array may be validated.Type: GrantFiled: October 16, 2020Date of Patent: May 17, 2022Assignee: Micron Technology, Inc.Inventors: Brian Thomas Pecha, Brent Thomas Groulik, Nicholas Kenley Copic
-
Patent number: 11334504Abstract: Systems and methods for configuring a SPA are disclosed. The SPA comprises a plurality of input ports, a plurality of data memory units, signal processing circuitry, and an enable block including at least two counters. Each counter determines an amount of unprocessed data that is stored in a respective one of the plurality of data memory units, and the enable block is configured to disable the signal processing circuitry until a predetermined amount of data is received over the input ports.Type: GrantFiled: June 8, 2020Date of Patent: May 17, 2022Assignee: Altera CorporationInventor: Steven Perry
-
Patent number: 11313903Abstract: A force-sense system can provide signals to, or receive signals from, a device under test (DUT) at a first DUT node. The system can include output buffer circuitry configured to provide a DUT signal to the DUT in response to a force control signal at a buffer control node, and controller circuitry configured to provide the force control signal at the buffer control node. The system can include bypass circuitry configured to selectively bypass the controller circuitry and provide an auxiliary control signal at the buffer control node. The auxiliary control signal can be used for system calibration. In an example, an external calibration circuit can provide the auxiliary control signal in response to information received from the DUT.Type: GrantFiled: October 15, 2020Date of Patent: April 26, 2022Assignee: Analog Devices, Inc.Inventors: Amit Kumar Singh, Christopher C. McQuilkin, Brian Carey
-
Patent number: 11302225Abstract: What is disclosed are structures and methods for testing and repairing emissive display systems. Systems are tested with use of temporary electrodes which allow operation of the system during testing and are removed afterward. Systems are repaired after identification of defective devices with use of redundant switching from defective devices to functional devices provided on repair contact pads.Type: GrantFiled: February 28, 2019Date of Patent: April 12, 2022Assignee: VueReal Inc.Inventor: Gholamreza Chaji
-
Patent number: 11300608Abstract: In a test system that provides a high fidelity output signal, a transition driving circuit can selectively enable multiple, parallel current paths based on a desired voltage transition. The transition driving circuit can include a first switch configured to switch a first current path between an output node and a first current source/sink, and a second switch configured to switch a second current path between the output node and the first current source/sink. The transition driving circuit can include a control circuit that is configured to receive information about a desired voltage transition and, depending on a magnitude of the desired voltage transition, to selectively turn on one or both of the first and second switches to enable one or both of the first and second current paths to provide respective portions of the output signal from the first current source/sink to the output node of the test system.Type: GrantFiled: March 18, 2016Date of Patent: April 12, 2022Assignee: Analog Devices, Inc.Inventor: Christopher C. McQuilkin
-
Patent number: 11300615Abstract: A circuit includes a test circuit in an integrated circuit to test signal timing of a logic circuit under test in the integrated circuit. The signal timing includes timing measurements to determine if an output of the logic circuit under test changes state in response to a clock signal. The test circuit includes a bit register that specifies which bits of the logic circuit under test are to be tested in response to the clock signal. A configuration register specifies a selected clock source setting from multiple clock source settings corresponding to a signal speed. The selected clock source is employed to perform the timing measurements of the specified bits of the bit register.Type: GrantFiled: December 14, 2018Date of Patent: April 12, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Prakash Narayanan, Sundarrajan Rangachari, Prashanth Saraf