Having Feedback Patents (Class 327/16)
-
Patent number: 10326458Abstract: A loop filter has a first switched-capacitor network and a second switched-capacitor network. The first switched-capacitor network is coupled to an input node of the loop filter. The second switched-capacitor network is coupled to the input node of the loop filter. The input node of the loop filter is arranged to receive an input from a charge pump.Type: GrantFiled: July 31, 2015Date of Patent: June 18, 2019Assignee: MEDIATEK INC.Inventor: Che-Fu Liang
-
Patent number: 10277231Abstract: An electronic assembly having a phase locked discriminator circuit that includes a phase locked loop (PLL), a voltage controlled oscillator (VCO), a signal output integrator, and a direct current (DC) drift reducing circuit. The PLL has an input to receive an oscillating signal. The signal output integrator, the PLL and the VCO are all electrically coupled together. The DC drift reducing circuit is electrically coupled to the PLL, the signal output integrator and the VCO. The DC drift reducing circuit detects a DC drift of an output of the signal output integrator by comparing a frequency of the oscillating signal to the DC drift.Type: GrantFiled: May 17, 2018Date of Patent: April 30, 2019Assignee: Emhiser Research LimitedInventor: Lloyd L. Lautzenhiser
-
Patent number: 9692426Abstract: A phase locked loop (PLL) system includes a PLL and a calibration circuit. The PLL has a reference clock input, a voltage controlled oscillator (VCO) clock output, and a feedback clock output. The calibration circuit provides a reference clock signal to the reference clock input of the PLL, induces first and second phase disturbances between the reference clock signal and a feedback clock signal, measures respective first and second zero crossing times of a phase error between the reference clock signal and the feedback clock signal, and estimates a bandwidth of the PLL in response to an average of the first and second zero crossing times.Type: GrantFiled: May 6, 2013Date of Patent: June 27, 2017Assignee: Advanced Micro Devices, Inc.Inventors: Meei-Ling Chiang, Boon-Aik Ang, Dennis Fischette, Jr.
-
Patent number: 8749280Abstract: A frequency synthesizer includes an oscillator for providing an RF clock, a phase shifter arranged to provide a shifted reference clock by changing phase of a frequency reference clock, and a time-to-digital converter (TDC) for producing a digital TDC output by quantizing a time difference between said RF clock and said shifted reference clock; wherein a range of said TDC covers significantly less than a full range of said RF clock period. An associated method is also provided.Type: GrantFiled: April 18, 2012Date of Patent: June 10, 2014Assignee: Mediatek Inc.Inventors: Ang-Sheng Lin, Robert Bogdan Staszewski, Yi-Hsien Cho
-
Patent number: 8552663Abstract: A controller for controlling an LED assembly is described. The controller is arranged to—receive an input signal representing a required characteristic of the LED assembly,—convert the input signal to a control signal for the LED assembly,—apply a correction to the control signal to obtain a corrected control signal, the correction being based on a predetermined transient characteristic of the LED assembly,—output the corrected control signal. As such, a better correspondence between a required characteristic and an actual characteristic of the LED assembly is obtained.Type: GrantFiled: May 19, 2009Date of Patent: October 8, 2013Assignee: EldoLAB Holding B.V.Inventor: Petrus Johannes Maria Welten
-
Publication number: 20110140738Abstract: Multi-phase integrators in control systems are described.Type: ApplicationFiled: January 6, 2010Publication date: June 16, 2011Applicant: ESS Technology, Inc.Inventor: Andrew Martin Mallinson
-
Publication number: 20080036505Abstract: A semiconductor integrated circuit device reduces resources of an external memory and an amount of data of test patterns. A semiconductor integrated circuit device comprises: a terminal BSIN to input serial data from a boundary scan register circuit of the former stage, a terminal BSOUT to output the serial data to a boundary scan register circuit of the latter stage, a flip-flop circuit 21 as a first register to store data for a boundary scan and connected to the terminal BSIN, flip-flop circuits 24a and 24b as a second register to store configuration data for an IO circuit and connected to the terminal BSIN, and a selector 27 to select data output from the first register and the second register and output the data to the terminal BSOUT.Type: ApplicationFiled: February 15, 2007Publication date: February 14, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Norihito KATO
-
Patent number: 7042252Abstract: A technique for correcting for DC offset in a phase locked loop involves generating digital phase information in response to an input signal and then generating an offset correction signal in response to the digital phase information. The digital phase information may include transition samples that are integrated to generate the offset correction signal. Integrating the transition samples helps to compensate for the effects of phase noise, especially phase noise that is contributed by the input signal and/or the recovered clock signal.Type: GrantFiled: April 23, 2004Date of Patent: May 9, 2006Inventors: Brian Jeffrey Galloway, Gunter Willy Steinbach
-
Patent number: 6667663Abstract: A PLL circuit having a gain control function includes: a first phase comparator for outputting a first phase difference signal indicating a phase difference between a first input signal and a second input signal; a first loop filter for smoothing a signal based on the first phase difference signal and outputting a first control voltage; a VCO for oscillating at a frequency based on the first control voltage and thereby outputting a first clock; and a dummy VCO having characteristics identical with those of the VCO for oscillating at a frequency based on a second control voltage and thereby outputting a second clock.Type: GrantFiled: July 16, 2002Date of Patent: December 23, 2003Assignee: Fujitsu LimitedInventor: Seiichi Ozawa
-
Patent number: 6246267Abstract: A method and apparatus for detecting a sinusoidal signal samples a received signal. An error signal generator receives at its inputs a previous sample of the received signal and a current sample of the received signal and generates an error signal based on these previous and current samples. A comparison circuit compares the generated error signal for the current sample to an error threshold value and generates a threshold comparison signal with a first value that indicates the generated error signal is below the error threshold value for a second value that indicates a generated error signal is above the error threshold value. A determination circuit then determines whether the received signal is a sinusoidal signal based on a threshold comparison signal generated for a plurality of samples. The determination circuit includes a counter that maintains a count of the number of threshold comparison signals having the first value within a sampling period.Type: GrantFiled: April 7, 1999Date of Patent: June 12, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Maged F. Barsoum, Hungming Chang, Eugen Gershon, Chien-Meen Hwang, Muoi V. Huynh
-
Patent number: 5566129Abstract: A semiconductor memory device with an address transition detector comprises a flip-flop circuit (FF) having set and reset input terminals and a delay circuit (3). A pulse signal is input to a set input terminal (S) of the flip-flop circuit (FF) and an output signal (P) of the flip-flop circuit (FF) is input through the delay circuit (3) to a reset terminal (R) of the flip-flop circuit (FF), whereby a constant width signal which is independent of a waveform of an address signal and which responds only to the change of address can be obtained as an address transition signal of a SRAM (static random access memory). An internal circuit of the SRAM is initialized by the constant width signal, thereby preventing a malfunction caused by the fact that an initialization time depends on the waveform of the address signal.Type: GrantFiled: February 26, 1993Date of Patent: October 15, 1996Assignee: Sony CorporationInventors: Katsuya Nakashima, Shumpei Kohri, Akira Nakagawara
-
Patent number: 5420874Abstract: The invention facilitates testing of electrical circuitry which includes a circuit receiving a signal asynchronous with respect to the circuit clock. The exact clock pulse on which the asynchronous signal is asserted may be difficult or impossible to predict even when the circuitry inputs are known. However, a range of pulses can be determined during which the asynchronous signal is asserted. The sampling of the asynchronous signal is blocked until the end of the range of pulses. If it is known that at the end of the range of pulses the asynchronous signal should still be asserted provided that the circuitry functions properly, the asynchronous signal is sampled at the end of the range of pulses. Alternatively, if the asynchronous signal can be deasserted by the end of the range of pulses, the assertion of the asynchronous signal is detected and latched by the asynchronous signal pulse detector, and at the end of the range of pulses the circuit samples the value latched by the pulse detector.Type: GrantFiled: April 20, 1993Date of Patent: May 30, 1995Assignee: Advanced Micro Devices, Inc.Inventor: Stephen C. Kromer