With Uniform Spacing Patents (Class 327/25)
-
Patent number: 10090629Abstract: A gas discharge light source includes a gas discharge system that includes one or more gas discharge chambers. Each of the gas discharge chambers in the gas discharge system is filled with a respective gas mixture. For each gas discharge chamber, a pulsed energy is supplied to the respective gas mixture by activating its associated energy source to thereby produce a pulsed amplified light beam from the gas discharge chamber. One or more properties of the gas discharge system are determined. A gas maintenance scheme is selected from among a plurality of possible schemes based on the determined one or more properties of the gas discharge system. The selected gas maintenance scheme is applied to the gas discharge system. A gas maintenance scheme includes one or more parameters related to adding one or more supplemental gas mixtures to the gas discharge chambers of the gas discharge system.Type: GrantFiled: April 24, 2017Date of Patent: October 2, 2018Assignee: Cymer, LLCInventors: Rahul Ahlawat, Tanuj Aggarwal
-
Patent number: 7508894Abstract: An apparatus for adjusting the phase of a wobble clock including a phase adjusting circuit for receiving a wobble signal and a wobble clock to generate a phase adjusting value, and a frequency divider coupled to the phase adjusting circuit for adjusting the phase of the wobble clock according to the phase adjusting value.Type: GrantFiled: April 7, 2004Date of Patent: March 24, 2009Assignee: Tian Holdings, LLCInventor: Yuan-Kun Hsiao
-
Patent number: 7414438Abstract: The clock based voltage deviation detector of the present invention includes a pulse module, an indicator module and a correlation module. The pulse module generates a stream of reset pulses as a function of a clock signal. The indicator module generates a pass/fail indicator signal as a function of the reset pulse stream and a difference between an input signal and a reference voltage. The correlation module correlates an event (e.g., overvoltage or undervoltage) of the pass/fail indicator signal with a period of the clock signal at which the event occurred.Type: GrantFiled: March 17, 2004Date of Patent: August 19, 2008Assignee: Credence Systems CorporationInventors: Thomas Nulsen, Jose Rosado, Robert Glenn
-
Patent number: 7260494Abstract: A method, apparatus, and computer program product in a data processing system for testing differential clock or oscillator signals. A method is comprised of the following steps: A first single-ended receiver is connected to a positive leg of a differential pair, and a second single-ended receiver is connected to a negative leg of the differential pair. An output of the first single-ended receiver is inverted and delayed before being input into a first RS Flip-Flop. An output of the second single-ended receiver is delayed before being input into a second RS Flip-Flop. An output of a differential receiver is inverted and input into the first and second RS Flip Flops as reset signals. Then a Wire OK signal is output indicating the condition of the legs of the differential pair.Type: GrantFiled: February 11, 2005Date of Patent: August 21, 2007Assignee: International Business Machines CorporationInventor: Ulrich Weiss
-
Patent number: 7242219Abstract: A circuit for a parity tree is disclosed. In one embodiment, a circuit for a parity tree includes a pull-up circuit, a pull-down circuit, and a cross-couple circuit. The circuit, an XOR/XNOR circuit, includes both an output node and an inverted output node. For a given set of input signals, a pull-up path exists through the cross-couple circuit for one of the output node and the inverted output node, and wherein a pull-down path exists through the cross-couple circuit for the other one of the output node and the inverted output node.Type: GrantFiled: September 8, 2005Date of Patent: July 10, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Eric W. Mahurin, Dimitry Patent
-
Patent number: 7106116Abstract: A pulse duty deterioration detection circuit with a high monitoring precision is easily provided. The pulse duty deterioration detection circuit comprises a delay circuit comprised of a general-purpose gate circuit which generates a delayed synchronous to-be-monitored clock by delaying the to-be-monitored clock by a predetermined time, a latch circuit which detects based on the to-be-monitored clock and the delayed synchronous to-be-monitored clock that a value of a decrease in a pulse width to be determined by a pulse duty of the to-be-monitored clock becomes smaller than the predetermined time, and a flip-flop circuit which samples an output signal of the latch circuit based on the to-be-monitored clock.Type: GrantFiled: October 21, 2003Date of Patent: September 12, 2006Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshimi Yamada
-
Patent number: 6965271Abstract: A phase-locked loop has associated with it a first register set (21) for holding data defining a mode of operation of the phase-locked loop; and a second register set (22) for holding data defining a mode of operation of the phase-locked loop. Switches (27 to 30) for coupling one of the first and second register sets to receive data defining a new mode of operation while the other of the first and second register sets is connected to the phase-locked loop to cause the same to operate in the mode defined by the data in the other register set. The switches are reconfigurable to change the coupling so that the other register set is coupled to receive data defining a further new mode of operation while the one register set is connected to the phase-locked loop to operate in the new mode of operation.Type: GrantFiled: December 18, 2001Date of Patent: November 15, 2005Assignee: Qualcomm IncorporatedInventor: Alan Andrew Smith
-
Patent number: 6784752Abstract: A phase locked loop that includes a receiver that is adjustable to substantially match delay of a system clock and a feedback clock at an input of the phase locked loop is provided. The receiver employs system clock path circuitry to input the system clock and feedback clock path circuitry to input the feedback clock, where current flow and load resistances associated with the system clock path circuitry and current flow and load resistances associated with the feedback clock path circuitry are responsive to one or more bias signals that are adjustable using one or more adjustment circuits that are operatively connected to the receiver. The control of the one or more bias signals via the one or more adjustment circuits facilitates the generation of substantially delay matched system and feedback clocks.Type: GrantFiled: April 24, 2002Date of Patent: August 31, 2004Assignee: Sun Microsystems, Inc.Inventors: Claude Gauthier, Brian Amick, Pradeep Trivedi, Dean Liu