Modulator-demodulator-type Amplifier Patents (Class 330/10)
-
Patent number: 11519754Abstract: Isolated circuit systems are provided. The systems include a primary side circuit and a secondary circuit, electrically isolated from each other. The primary side and secondary side circuits each utilize a direct current (DC) reference signal. The primary side circuit may use the DC reference signal in a modulation operation. The secondary side circuit may use the DC reference signal in a demodulation operation. The DC reference signal may be sent from the primary side circuit to the secondary side circuit, or from the secondary side circuit to the primary side circuit.Type: GrantFiled: May 29, 2020Date of Patent: December 6, 2022Assignee: Analog Devices International Unlimited CompanyInventors: Wenhui Qin, Shaoyu Ma, Tianting Zhao, Fang Liu
-
Patent number: 11516605Abstract: An audio device includes a network interface, an amplifier that amplifies an audio signal received through the network interface, and a processor configure to obtain an output value of a signal from the amplifier and sends the output value of the signal through the network interface.Type: GrantFiled: September 16, 2020Date of Patent: November 29, 2022Assignee: YAMAHA CORPORATIONInventor: Mitsutaka Goto
-
Patent number: 11500406Abstract: Current monitoring techniques are included in an electronic system that provides power to a load from a power output stage that supplies power to a load. Multiple current control devices form the power output stage in series with multiple sense resistors that provide corresponding sense voltages indicative of current provided through the multiple current control devices to the load in the same or different time intervals. A calibration control circuit controls injection of current through the multiple sense resistors individually and measures the corresponding sense voltages generated by the current to determine resistance values of the multiple sense resistors. A correction subsystem computes a first ratio of a first resistance to a second resistance and a second ratio of a third resistance to a fourth resistance of the multiple sense resistors, and controls compensation for a difference between the first ratio and the second ratio to remove the measurement error.Type: GrantFiled: March 25, 2021Date of Patent: November 15, 2022Assignee: CIRRUS LOGIC, INC.Inventors: Ramin Zanbaghi, Eric Kimball
-
Patent number: 11489499Abstract: A switch circuit provides a first output signal and a second output signal for switching between ternary modulation and quaternary modulation for a target device. A first output signal is provided from one of a first signal, a second signal and a ground signal according to an input signal and a duty signal, wherein the first signal is generated through performing a one-bit left-shift operation for the input signal, and the second signal is generated through adding the input signal and the duty signal. A second output signal is provided from one of a third signal, a fourth signal and the ground signal according to the input signal and the duty signal, wherein the third signal is generated through subtracting the input signal from the duty signal, and the fourth signal is generated through performing a two's-complement transformation and the one-bit left-shift operation for the input signal.Type: GrantFiled: August 9, 2021Date of Patent: November 1, 2022Assignee: ELITE SEMICONDUCTOR MICROELECTRONICS TECHNOLOGY INC.Inventors: Tsung-Fu Lin, Hsin-Yuan Chiu
-
Patent number: 11489498Abstract: An amplifier system may include a first stage having a plurality of inputs configured to receive a differential pulse-width modulation input signal and generate an intermediate signal based on the differential pulse-width modulation input signal, a quantizer configured to generate a modulated signal based on the intermediate signal, a single-ended class-D output stage configured to generate a single-ended output signal as a function of the differential pulse-width modulation input signal, a feedback network configured to feed back the single-ended output signal to a first input of the plurality of inputs and to feed back a ground voltage to a second input of the plurality of inputs, a plurality of buffers, each particular buffer configured to receive a respective component of the differential pulse-width modulation input signal and generate a respective buffered component, and an input network coupled between the plurality of buffers and the first stage.Type: GrantFiled: June 3, 2021Date of Patent: November 1, 2022Assignee: Cirrus Logic, Inc.Inventors: Chandra Prakash, Cory J. Peterson, Eric Kimball
-
Patent number: 11482953Abstract: An electronic actuator device and a control method thereof are provided. The electronic actuator device includes a plurality of first and second power switches and a driving circuit. The first power switches respectively provide a first reference voltage to a plurality of voltage receiving ends of a motor respectively according to a plurality of first control signals. The second power switches respectively provide a second reference voltage to the voltage receiving ends respectively according to a plurality of second control signals. The driving circuit generates the first and second control signals. In a braking operation, the first power switches are turned on during a plurality of first time periods, and the second switches are turned on during a plurality of second time periods that are alternate and non-overlapped with the first time periods. An interval time period is present between each adjacent two of the first and second time periods.Type: GrantFiled: March 29, 2021Date of Patent: October 25, 2022Assignee: ACTRON TECHNOLOGY CORPORATIONInventors: Wei-Jing Chen, Shang-Shu Chung, Shih-Chieh Hou, Huei-Chi Wang
-
Patent number: 11480844Abstract: A method and apparatus is provided for control of plural optical phase shifters in an optical device, such as a Mach-Zehnder Interferometer switch. Drive signal magnitude is set using a level setting input and is used for operating both phase shifters, which may have similar characteristics due to co-location and co-manufacture. A device state control signal selects which of the phase shifters receives the drive signal. One or more switches may be used to route the drive signal to the selected phase shifter. Separate level control circuits and state control circuits operating at different speeds may be employed. When the phase shifters are asymmetrically conducting (e.g. carrier injection) phase shifters, a bi-polar drive circuit can be employed. In this case, the phase shifters can be connected in reverse-parallel, and the drive signal polarity can be switchably reversed in order to drive a selected one of the phase shifters.Type: GrantFiled: July 6, 2020Date of Patent: October 25, 2022Assignee: Huawei Technologies Co., Ltd.Inventors: Dritan Celo, Chunhui Zhang, Dominic John Goodwill, Eric Bernier
-
Patent number: 11463078Abstract: An embodiment pulse-width modulation (PWM) modulator circuit comprises a first half-bridge stage having a first output node and a second half-bridge stage having a second output node. The first output node and the second output node are configured to have an electrical load coupled therebetween to apply thereto a PWM-modulated output signal. The circuit comprises a differential stage having input nodes configured to receive an input signal applied between the input nodes and produce a differential control signal for the first half-bridge stage and the second half-bridge stage. A current comparator is arranged intermediate the differential stage and the first and second half-bridge stages. The current comparator is configured to produce a PWM-modulated drive signal to drive the half-bridge stages as a function of the input signal applied between the input nodes in the differential stage.Type: GrantFiled: May 17, 2021Date of Patent: October 4, 2022Assignee: STMICROELECTRONICS S.R.L.Inventors: Marco Raimondi, Giovanni Gonano
-
Patent number: 11463051Abstract: This application is generally related to methods and systems for improving amplifier performance. For example, the system includes two or more gain and phase modulators. The system also includes two or more component amplifiers operably coupled to, and downstream of, the power splitter, where each of the two or more component amplifiers is operably coupled to a respective one of the two or more gain and phase modulators. The system further includes a power combiner operably coupled to, and downstream of, the two or more component amplifiers, configured to output a power signal. The system even further includes a Walsh generator configured to generate and transmit first and second Walsh codes to each of the two or more gain and phase modulators. The first Walsh code is orthogonal to the second Walsh code. A first set of the first and second Walsh codes is inverted with respect to a second set of the first and second Walsh codes.Type: GrantFiled: October 9, 2020Date of Patent: October 4, 2022Assignee: CACI, Inc.—FederalInventor: James R. Blodgett
-
Patent number: 11463061Abstract: An improved method of providing high burst power to audio amplifiers from limited power sources, using parallel power paths to increase system efficiency without need for a power path controller, thus utilizing a simplified circuit operation and maximizing average power available for both the amplifier and supporting circuitry.Type: GrantFiled: February 9, 2021Date of Patent: October 4, 2022Assignee: BIAMP SYSTEMS, LLCInventors: David F. Baretich, Simon J. Broadley
-
Patent number: 11451200Abstract: A class-D amplifier with low pop-click noise is shown. A loop filter, a control signal generator, a first power driver, and a first feedback circuit are provided within the class-D amplifier to establish a first loop for signal amplification. The class-D amplifier further has a settling circuit and a pre-charging circuit. The settling circuit is configured to be combined with the loop filer and the control signal generator to establish a second loop to settle the loop filter and the control signal generator before the first loop is enabled. The pre-charging circuit is configured to pre-charge a positive output terminal and a negative output terminal of the first power driver.Type: GrantFiled: December 23, 2020Date of Patent: September 20, 2022Assignee: MEDIATEK INC.Inventors: Fong-Wen Lee, Kuan-Ta Chen
-
Patent number: 11444577Abstract: One embodiment provides a system comprising a single DC voltage source and a Class-D amplifier comprising at least one DC/DC converter operated by the single DC voltage source. The amplifier is configured to receive an input signal for power amplification, and generate, via the at least one DC/DC converter, a DC output voltage that approaches or exceeds a DC supply voltage from the single DC voltage source. A gain of the amplifier is a ratio of the output voltage level to the input signal. A steady-state operating point of the at least one DC/DC converter is zero output.Type: GrantFiled: June 5, 2020Date of Patent: September 13, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: James F. Lazar
-
Patent number: 11431303Abstract: This invention provides compact Power Amplifiers with improved efficiency of the circuitry and improved heat dissipation, together achieved much smaller enclosure size for use in modern installations requiring reduced height such as between the thin flat TV and wall, under the table or on the projector pole or in ceiling box and the like.Type: GrantFiled: October 21, 2019Date of Patent: August 30, 2022Inventor: Xiaozheng Lu
-
Patent number: 11424724Abstract: An amplifier includes an input circuit configured to receive an analog input signal and a feedback signal, and output an analog error signal based on the analog input signal and the feedback signal. An ADC is configured to convert the analog error signal into a digital signal in a phase domain. A digital control circuit is configured to generate a digital control signal based on the digital signal in the phase domain. An output circuit is configured to generate an amplified output signal based on the digital control signal, and a feedback circuit is configured generate the feedback signal based on the amplified output signal.Type: GrantFiled: December 31, 2019Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Martin Kinyua, Eric Soenen
-
Patent number: 11418880Abstract: Amplifier architecture that allows low-cost class-D audio amplifiers to be compatible with ultrasonic signals, as well as loads presented by thin-film ultrasonic transducers. The amplifier architecture replaces the traditional capacitor used as an output filter in the class-D amplifier with the natural capacitance of the ultrasonic transducer load, and employs relative impedance magnitudes to create an under-damped low-pass filter that boosts voltage in the ultrasonic frequency band of interest. The amplifier architecture includes a secondary feedback loop to ensure that correct output voltage levels are provided.Type: GrantFiled: October 8, 2020Date of Patent: August 16, 2022Inventor: Frank Joseph Pompei
-
Patent number: 11405007Abstract: An amplifier, such as a Class D amplifier, having one or more feedback loops comprising a path from the input to the primary amplifier input, where the paths comprise a low pass filter and a compensator which is disabled when the primary amplifier clips.Type: GrantFiled: July 20, 2018Date of Patent: August 2, 2022Assignee: PURIFI APSInventors: Bruno Putzeys, Lars Risbo
-
Patent number: 11394355Abstract: A semiconductor device includes: a first buffer at which a predetermined signal is input and that outputs a first output signal; a second buffer at which an inverted signal of the predetermined signal is input and that outputs a second output signal; and a short circuit detection circuit that, in accordance with a potential difference between the first output signal and the second output signal, outputs a short circuit evaluation signal evaluating whether or not there is a ground fault in at least one of a first terminal at an output side of the first buffer or a second terminal at an output side of the second buffer or evaluating whether or not there is a short circuit between the first terminal and the second terminal.Type: GrantFiled: July 28, 2020Date of Patent: July 19, 2022Assignee: LAPIS SEMICONDUCTOR CO., LTD.Inventor: Suguru Kawasoe
-
Patent number: 11387793Abstract: This application relates to amplifier circuitry, in particular class-D amplifiers, operable in open-loop and closed-loop modes. An amplifier (300) has a forward signal path for receiving an input signal (SIN) and outputting an output signal (SOUT) and a feedback path operable to provide a feedback signal (SFB) from the output. A feedforward path provide a feedforward signal (SFF) from the input and a combiner (105) is operable to determine an error signal (?) based on a difference between the feedback signal and the feedforward signal. The feedforward comprises a compensation module (201) configured to apply a controlled transfer function to the feedforward signal in the closed-loop mode of operation, such that an overall transfer function for the amplifier is substantially the same in the closed-loop mode of operation and the open-loop mode of operation.Type: GrantFiled: October 2, 2020Date of Patent: July 12, 2022Assignee: Cirrus Logic, Inc.Inventor: John Paul Lesso
-
Patent number: 11381203Abstract: A transmitter that reduces 3rd order harmonic (HD3) and inter modulation distortion (IMD3) for a gm stage of a mixer while reducing flicker noise is disclosed. The transmitter may include a balanced mixer, a transconductance stage connected to the mixer, and a bias circuit. The bias circuit may include a programmable current source configured to provide a reference current. Further, the bias circuit may include a replica circuit configured to replicate a DC signal of the transconductance stage. The bias circuit may also include a bias transistor configured to level shift a bias signal obtained from a signal source based on the reference current and the DC signal of the transconductance stage as determined from the replica circuit.Type: GrantFiled: October 30, 2020Date of Patent: July 5, 2022Assignee: Analog Devices International Unlimited CompanyInventors: Aritra Dey, Tolga Pamir, Mostafa Haroun
-
Patent number: 11349441Abstract: An audio driver circuit includes a modulator circuit configured to receive an audio input signal and produce a first modulated digital pulse signal. The first modulated digital pulse signal has a magnitude that switches between a supply power voltage and a supply ground voltage. The audio driver circuit also includes a switched driver circuit coupled to the modulator circuit to receive the first modulated digital pulse signal and configured to provide a second modulated digital pulse signal for driving an MOS (metal oxide semiconductor) output transistor. The second modulated digital pulse signal has a same timing pattern as the first modulated digital pulse signal and has a magnitude that tracks linearly with the magnitude of the audio input signal.Type: GrantFiled: January 17, 2020Date of Patent: May 31, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Peter Holzmann
-
Patent number: 11342888Abstract: According to an aspect, there is provided a method for power-amplification of a transmission signal, comprising: obtaining the transmission signal with phase and amplitude modulation; generating a power-amplified polar signal for approximating a power-amplified transmission signal by power-amplifying a first constant-envelope signal with one of two or more first amplification factors based on the transmission signal; generating an outphasing pair of a first power-amplified outphasing signal and a second power-amplified outphasing signal based on the transmission signal; and combining the power-amplified polar signal, the first power-amplified outphasing signal and the second power-amplified outphasing signal to provide the power-amplified transmission signal.Type: GrantFiled: September 7, 2017Date of Patent: May 24, 2022Assignee: NOKIA SOLUTIONS AND NETWORKS OYInventors: Jerry Lemberg, Mikko Martelius, Marko Kosunen, Enrico Roverato, Kari Stadius, Jussi Ryynänen
-
Patent number: 11329618Abstract: Differential control circuitry configured to control the operation of a power converter. The control circuitry of this disclosure is configured to receive two differential feedback signals from a fully differential amplifier. The amplifier receives an output voltage (Vout) from the switched mode power supply as well as a reference voltage (Vref). When Vout is less than Vref, the control circuitry may output a pulse width modulation (PWM) control signal to the switched mode power supply with a duty cycle of the PWM control signal based on a relative difference between a positive difference voltage and a negative difference voltage. When Vout is greater than Vref, the control circuitry may output a pulse frequency modulation (PFM) control signal to the switched mode power supply with a switching time of the PFM control signal based on a relative difference between the positive difference voltage and the negative difference voltage.Type: GrantFiled: September 22, 2020Date of Patent: May 10, 2022Assignee: Infineon Technologies AGInventors: Davide Dal Bianco, Cristian Garbossa
-
Patent number: 11329617Abstract: Class-D amplifiers and modulators therefor provide control of the DC operating point of the outputs of the amplifiers. The modulators generate a sum and difference signal using combiners and introduce the sum signal to a reference input of the quantizer, while the quantization input of the quantizer receives the difference signal. A difference mode loop filter circuit may filter the difference signal and a common mode loop filter may filter the sum signal. Outputs of the quantizer operate a pair of switching circuits to provide either a differential output with the sum signal set to a constant voltage and the difference signal provided by the signal to be reproduced, or a pair of single-ended outputs with the individual input signals used to generate the sum and difference signal, and selection of a differential or dual single-ended operating mode may be performed by a control circuit that reconfigures the combiners.Type: GrantFiled: January 19, 2021Date of Patent: May 10, 2022Assignee: CIRRUS LOGIC, INC.Inventors: Cory J. Peterson, Chandra Prakash, Ramin Zanbaghi, Eric Kimball
-
Patent number: 11323082Abstract: A class-D amplifier configured to adjust at least one input signal to at least one output signal. The class-D amplifier comprises: a loop filter, configured to receive the input signal; a PWM circuit, configured to generate at least one PWM signal; a summing circuit, coupled between an output of the loop filter and an input of the PWM circuit; an output circuit operating at a supply voltage, configured to generate the output signal responding to the PWM signal; and a supply voltage filter, configured to monitor the supply voltage to generate a filtered signal to the summing circuit. The summing circuit is configured to sum the output of the loop filter and the filtered signal to adjust a common-mode level of the input of the PWM circuit.Type: GrantFiled: August 10, 2020Date of Patent: May 3, 2022Assignee: Elite Semiconductor Microelectronics Technology Inc.Inventors: Yang-Jing Huang, Shao-Ming Sun, Jhe-Jia Jhang
-
Patent number: 11296685Abstract: A PWM modulator has a quantizer that generates a PWM output signal to speaker driver. When a first voltage swing range is supplied to the speaker driver, the quantizer analog gain is controlled to be a first gain value. When a second PWM drive voltage swing range is supplied to the speaker driver, the analog gain is controlled to be a second gain value. The first and second gain values of the analog gain of the quantizer cause the combined gain of the quantizer and driver to be approximately equal in the two modes. The quantizer has at least two gain-affecting measurable non-ideal characteristics. The quantizer is adjustable using measured first and second values to correct for first and second of the at least two non-ideal characteristics. The gain of the quantizer is calibratable while the quantizer is adjusted using the measured first and second measured values.Type: GrantFiled: August 18, 2020Date of Patent: April 5, 2022Assignee: Cirrus Logic, Inc.Inventors: Ramin Zanbaghi, Anuradha Parsi, Kyehyung Lee, John L. Melanson
-
Patent number: 11297421Abstract: A bias circuit includes a digital-to-analog converter configured to receive a digital input and output an analog signal; an integrator coupled to a first node that is coupled to the digital-to-analog converter and an amplifier, and coupled to a second node that is coupled to a positive input port of a first comparator and a negative input port of a second comparator; the digital signal processor coupled to an output port of the first comparator and an output port of the second comparator, and coupled to an input port of the digital-to-analog converter.Type: GrantFiled: April 8, 2020Date of Patent: April 5, 2022Assignee: Beken CorporationInventors: Desheng Hu, Donghui Gao, Jiazhou Liu, Dawei Guo
-
Patent number: 11290071Abstract: A system may include a Class-D stage comprising a first high-side switch coupled between a supply voltage and a first output terminal of the Class-D stage, a second high-side switch coupled between the supply voltage and a second output terminal of the Class-D stage, a first low-side switch coupled between a ground voltage and the first output terminal, and a second low-side switch coupled between the ground voltage and the second output terminal. The system may also include current sensing circuitry comprising a first sense resistor coupled between the first high-side switch and the supply voltage, such that an output current through a load coupled between the first output terminal and the second output terminal causes a first sense voltage proportional to the output current across the first sense resistor when the first high-side switch is activated.Type: GrantFiled: August 26, 2020Date of Patent: March 29, 2022Assignee: Cirrus Logic, Inc.Inventors: Ramin Zanbaghi, Cory J. Peterson, Anand Ilango, Eric Kimball
-
Patent number: 11271532Abstract: This application relates to an amplifier selectively operable in first or second modes. The first mode is a BTL mode with first and second output drivers (103p, 103n) both active to generate respective driving signals that vary with an input signal. The second mode is an SE mode, where the first output driver (103p) is active to generate a driving signal at and the output of the second driver (103n) is held constant. A controller (201) selectively controls the mode based on an indication of output signal amplitude. In the first mode, a ratio of magnitude of the two driving signals varies with the indication of output signal amplitude, i.e. the magnitudes of the two driving signals may vary so as to be not equal.Type: GrantFiled: August 19, 2020Date of Patent: March 8, 2022Assignee: Cirrus Logic, Inc.Inventor: John P. Lesso
-
Patent number: 11258411Abstract: A Class D amplifier having an integrating primary amplifier with an internal feedback, the amplifier further comprising a feedback loop with a filter of at least second order.Type: GrantFiled: July 20, 2018Date of Patent: February 22, 2022Assignee: PURIFI APSInventors: Bruno Putzeys, Lars Risbo
-
Patent number: 11255718Abstract: Certain implementations of the disclosed technology may include systems and methods for extending a frequency response of a transducer. A method is provided that can include receiving a measurement signal from a transducer, wherein the measurement signal includes distortion due to a resonant frequency of the transducer. The method includes applying a complementary filter to the measurement signal to produce a compensated signal, wherein applying the complementary filter reduces the distortion to less than about +/?1 dB for frequencies ranging from about zero to about 60% or greater of the resonant frequency. The method further includes outputting the compensated signal.Type: GrantFiled: May 11, 2020Date of Patent: February 22, 2022Assignee: Kulite Semiconductor Products, Inc.Inventors: Joe VanDeWeert, Adam Hurst, Joseph Carter, Douglas R. Firth, Alan R. Szary
-
Patent number: 11251754Abstract: A clipping detector circuit includes a timer circuit and a counter circuit. The timer circuit is configured to monitor a time period elapsing since a last occurrence of an edge in a PWM signal, assert a first signal when the time period elapses, and de-assert the first signal and reset the time period as a result of an edge occurring in the PWM signal. The counter circuit is configured to determine a number of pulses in the PWM signal since the last de-assertion of the first signal, and assert a second signal when the number of pulses in the PWM signal since the last de-assertion of the first signal reaches m pulses. The clipping detector circuit is configured to generate a clipping detection signal indicative of whether the pulse-width modulated signal is clipped or not as a function of the first signal and the second signal.Type: GrantFiled: February 19, 2020Date of Patent: February 15, 2022Assignee: STMicroelectronics S.r.l.Inventors: Noemi Gallo, Edoardo Botti
-
Patent number: 11245368Abstract: A class D amplifier includes a self-oscillating class D amplification circuit that is driven by an output current signal; and a voltage-current converting circuit that outputs an output current signal in response to an input signal voltage and an output signal voltage from a feedback signal voltage.Type: GrantFiled: March 25, 2019Date of Patent: February 8, 2022Assignee: Yamaha CorporationInventors: Takeshi Togawa, Masao Noro
-
Patent number: 11245369Abstract: An integrated circuit includes a die that includes a circuit configured to generate a PWM signal in response to a first clock signal, and a first set of pads configured to provide amplified PWM signals to external filters. An amplifier stage is configured to provide the amplified PWM signals. The die includes two pads configured to be coupled to an external inductor, and a second set of pads configured to provide regulated voltages. An electronic converter circuit is configured to generate the regulated voltages to supply the amplifier stage. The electronic converter circuit includes a control circuit configured to drive electronic switches in response to a second clock signal to regulate the regulated voltages to a respective target value. The die includes a control block to synchronize the switching activity of the electronic switches with the switching activity of the amplifier stage.Type: GrantFiled: July 22, 2020Date of Patent: February 8, 2022Assignee: STMicroelectronics S.r.l.Inventors: Edoardo Botti, Tommaso Barbieri, Davide Luigi Brambilla, Cristiano Meroni
-
Patent number: 11245370Abstract: A Class-D amplifier includes a plurality of power rails, a quantizer, and a driver stage. The quantizer and the driver stage have a combined gain. For each power rail of the plurality of power rails, the Class-D amplifier senses a voltage value for the power rail and determines a ramp amplitude based on the sensed voltage value. The Class-D amplifier concurrently switches from the driver stage using a first power rail to a second power rail of the plurality of power rails and switches from the quantizer using the ramp amplitude associated with the first power rail to using the ramp amplitude associated with the second power rail so that the combined gain is constant.Type: GrantFiled: August 25, 2020Date of Patent: February 8, 2022Assignee: Cirrus Logic, Inc.Inventors: Zhaohui He, Ruoxin Jiang, Rahul Singh
-
Patent number: 11239763Abstract: The transformer includes a core. The transformer includes a first rectifier voltage connection winding wound on the core operable to conduct with the first rectifier voltage connection. The transformer includes a second rectifier voltage connection winding wound on the core operable to conduct with the second rectifier voltage connection, the second rectifier voltage connection winding operable to form a first magnetic flux with the first rectifier voltage connection winding. The transfer includes a first rectifier return connection winding wound on the core operable to conduct with the first rectifier return connection. The transformer includes a second rectifier return connection winding wound on the core operable to conduct with the second rectifier return connection, the second rectifier return connection winding operable to form a second magnetic flux with the first rectifier return connection winding and operable to form a net flux with the first rectifier voltage connection winding.Type: GrantFiled: January 6, 2020Date of Patent: February 1, 2022Assignee: HAMILTON SUNDSTRAND CORPORATIONInventor: Frank Z. Feng
-
Patent number: 11240606Abstract: Systems and methods of audio processing and control for improved audibility and performance in a parametric loudspeaker system. The parametric loudspeaker system includes a parametric loudspeaker providing a capacitive load, an output stage having a plurality of switches interconnected in a bridge configuration and connected to the capacitive load of the parametric loudspeaker, and a controller operative to generate a series of pulse width modulation (PWM) pulses, and to generate a plurality of control signals synchronized with the series of PWM pulses for switchingly controlling the plurality of switches in the bridge configuration, thereby driving the capacitive load of the parametric loudspeaker.Type: GrantFiled: October 28, 2019Date of Patent: February 1, 2022Inventor: Frank Joseph Pompei
-
Patent number: 11239869Abstract: A multistage Doherty power amplifier and a transmitter are provided, and the multistage Doherty power amplifier includes: a generalized carrier amplifier, which is a nested 2-way inverted Doherty sub amplifier, and a generalized peaking amplifier, connected to the generalized carrier amplifier, which is a nested single ended sub amplifier or a nested 2-way normal Doherty sub amplifier, the generalized carrier amplifier and the generalized peaking amplifier are arranged in a generalized 2-way inverted Doherty power amplifier form. With the multistage Doherty power amplifier, signal power probability distribution function (PDF) oriented for a cost-effective multi stage Doherty PA design is applied, and 2-way normal and inverted Doherty PA cells are used as basic units to construct multistage Doherty PA with gain extension effect.Type: GrantFiled: July 21, 2017Date of Patent: February 1, 2022Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Zhancang Wang
-
Patent number: 11228282Abstract: An H-bridge power amplifier arrangement with envelope tracking is disclosed. The power amplifier arrangement comprises four elements form the four corner bars of a first H-bridge structure with a load formed as the cross bar of the first H-bridge structure. The power amplifier arrangement further comprises a rectifier circuit coupled between the first positive power supply and the third positive power supply configured to recycle the sinking envelope current.Type: GrantFiled: February 5, 2018Date of Patent: January 18, 2022Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventor: Zhancang Wang
-
Patent number: 11228284Abstract: A method for controlling one or more parameters of an amplifier system may include receiving an indication of a physical quantity associated with the amplifier system, determining one or more parameters of the amplifier system in response to the indication, and causing the amplifier system to operate in accordance with the one or more parameters.Type: GrantFiled: February 11, 2019Date of Patent: January 18, 2022Assignee: Cirrus Logic, Inc.Inventors: Eric Lindemann, Itisha Tyagi
-
Patent number: 11228466Abstract: An isolation circuit that isolates a driver circuit that is biased at a first common mode voltage from a detection circuit that is biased at a second common mode voltage using isolation capacitors. The detection circuit includes a transimpedance amplifier having improved susceptibility to transient common-mode input signals and improved insensitivity to parasitic capacitance on the isolation capacitor terminals. Included within the transimpedance amplifier are circuits for mirroring current to convert the input current from the isolation capacitors into a voltage value and to amplify that voltage value. The transimpedance amplifier outputs a differential voltage value that is held by a latch circuit so that a comparator in the detection circuit can process the differential voltage value and output a differential signal with fully restored logic levels.Type: GrantFiled: July 30, 2019Date of Patent: January 18, 2022Assignee: Allegro MicroSystems, LLCInventors: Craig S. Petrie, Srujan Shivanakere
-
Patent number: 11211903Abstract: An over charge protection method applied to a voltage converter which can operate in a quaternary modulation mode (Q mode) or a ternary modulation mode (T mode). The over charge protection method comprises: (a) determining whether the voltage converter operates in the Q mode or the T mode; and (b) setting a current threshold of the voltage converter to a first over current threshold if the voltage converter operates in the T mode; and (c) setting the current threshold to a second over current threshold if the voltage converter operates in the Q mode, wherein the first current threshold is smaller than the second over current threshold.Type: GrantFiled: November 3, 2020Date of Patent: December 28, 2021Assignee: Elite Semiconductor Microelectronics Technology Inc.Inventors: Ya-Mien Hsu, Deng-Yao Shih, Yang-Jing Huang
-
Patent number: 11194356Abstract: Techniques for efficient operation of a linear stage in an H-bridge system are provided. In an example, a linear stage can switch between voltage regulation and current regulation over a range of a command signal. The particular regulation mode can depend on the regulation mode of a switched stage of the H-bridge system. Efficiency can be realized by using current regulation of the linear stage when the output voltage of the linear stage moves away from the voltage of a supply rail. Such a control scheme can reduce the voltage across the linear stage for a larger range of the command signal resulting in less heat dissipation of the linear stage compared to conventional control of H-bridge linear stages.Type: GrantFiled: May 28, 2020Date of Patent: December 7, 2021Assignee: Analog Devices International Unlimited CompanyInventors: Fu Sun, Xiaohua Su, Stephen Todd Van Duyne, Yanfeng Lu, Mathew Todd Wich
-
Patent number: 11196392Abstract: A device having device function circuitry configured to receive a device signal and output a modified device signal is disclosed. The device includes a device temperature sensor configured to generate a device temperature signal that is proportional to a temperature of the device function circuitry. The device function circuitry is further configured to maintain power dissipation of the device function circuitry to below a predetermined safe power dissipation level in response to a control signal that is generated based upon the device temperature signal.Type: GrantFiled: March 30, 2020Date of Patent: December 7, 2021Assignee: Qorvo US, Inc.Inventors: Baker Scott, George Maxim, Chong Woo
-
Patent number: 11189140Abstract: Described is a system for producing an acoustic field from a plurality of ultrasonic transducer arrays, each of which has known relative positions and orientations. The acoustic field comprises a carrier wave and a modulated wave. The carrier wave has a plurality of modulated focal areas. A plurality of control points having a known spatial relationship relative to at least one of the plurality of ultrasonic transducer arrays is used. The plurality of ultrasonic transducer arrays are calibrated by using the relative position of each of the plurality of ultrasonic transducer arrays.Type: GrantFiled: January 3, 2017Date of Patent: November 30, 2021Assignee: ULTRAHAPTICS IP LTDInventors: Benjaimin John Oliver Long, Michele Iodice, Thomas Andrew Carter
-
Patent number: 11183975Abstract: A supply voltage conditioning circuit comprises a differential amplifier, a comparator, a sample and hold (S/H) circuit, and a delay circuit. The differential amplifier receives an input supply voltage and a reference voltage, and outputs a difference signal. The comparator receives the difference signal and a value representative of a noise margin, and outputs a control signal indicative of whether the difference signal is greater than the value representative of the noise margin. The S/H circuit samples the input supply voltage in response to the control signal indicating the difference signal is greater than the noise margin, and outputs a substantially noise free supply voltage. This allows the output supply voltage to track underlying changes in the input supply voltage but filter out noise in the input supply voltage. The delay circuit receives and delays the output supply voltage to generate the reference voltage.Type: GrantFiled: July 8, 2019Date of Patent: November 23, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Sahiti Priya C
-
Patent number: 11184198Abstract: A receiver includes a decision circuit, a circuit to adjust an input signal of the decision circuit, a correction circuit and a control circuit. The decision circuit makes a data decision based on an input signal of the decision circuit. The circuit to adjust the input signal of the decision circuit adjusts the input signal of the decision circuit based on an input correction signal. The correction circuit combines a plurality of signals corresponding to different input correction parameters into a preliminary input correction signal. An input of the correction circuit is coupled to an output of the decision circuit. The control circuit maps the preliminary input correction signal into the input correction signal using a nonlinear code mapping.Type: GrantFiled: March 6, 2020Date of Patent: November 23, 2021Assignee: Rambus Inc.Inventors: Marko Aleksic, Pravin Kumar Venkatesan, Simon Li, Nikhil Vaidya
-
Patent number: 11183932Abstract: A switch-mode AC-DC power converter includes a pair of input terminals, a pair of output terminals, and four switches coupled in a bridgeless totem-pole circuit arrangement between the pair of input terminals and the pair of output terminals. A control circuit is coupled to the four switches and configured to, during a cycle of an AC voltage input, turn on the first switch, turn off the second switch, and apply pulse-width modulation (PWM) control signals to the third and fourth switches. The control circuit is also configured to, during a zero crossing of the AC voltage input, supply a PWM control signal to the fourth switch to reduce a rate of voltage change across the second switch at the zero crossing to reduce common mode noise of the power converter.Type: GrantFiled: January 8, 2020Date of Patent: November 23, 2021Assignee: Astec International LimitedInventors: Zhihua Gu, Siu Chik Wong, Kim Ly Kha
-
Patent number: 11177785Abstract: A pulse width modulated (PWM) amplifier includes a synchronization logic circuit having a first input configured to receive a bridge control signal and having a second input configured to receive a clock signal. The synchronization logic circuit is configured to provide a slope switch signal and a reference switch signal. The PWM amplifier includes a ramp generator having a first input configured to receive a first voltage supply and having a second input configured to receive a second voltage supply and having a third input configured to receive the reference switch signal and having a fourth input configured to receive the slope switch signal. The ramp generator is configured to provide a ramp signal having a first slope responsive to the slope switch signal in a first state and having a second slope responsive to the slope switch signal in a second state and to provide the clock signal.Type: GrantFiled: September 18, 2020Date of Patent: November 16, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Shaik Asif Basha, Mohit Chawla, Jasjot Singh Chadha
-
Patent number: 11159128Abstract: A device having device function circuitry configured to receive a device signal and output a modified device signal is disclosed. The device includes a device temperature sensor configured to generate a device temperature signal that is proportional to a temperature of the device function circuitry. The device function circuitry is further configured to maintain power dissipation of the device function circuitry to below a predetermined safe power dissipation level in response to a control signal that is generated based upon the device temperature signal.Type: GrantFiled: March 30, 2020Date of Patent: October 26, 2021Assignee: Qorvo US, Inc.Inventors: Baker Scott, George Maxim, Chong Woo
-
Patent number: 11159132Abstract: The technology described in this document can be embodied in an audio power amplifier that includes a first channel and a second channel. Each of the first channel and the second channel includes an input to receive an input signal, a pair of switching devices, drive circuitry for driving the pair of switching devices to produce a signal, and an output filter to filter the signal from the pair of switching devices. The output filter is configured to provide the filtered signal to an audio load. Each of the first channel and the second channel includes a voltage feedback loop to provide a voltage of the filtered signal to a voltage controller of the audio power amplifier, and a current feedback loop to provide a current of the filtered signal to a current controller of the audio power amplifier. The audio power amplifier includes a summer for combining the input of the first channel and the input of the second channel when an output of the first channel is connected to an output of the second channel.Type: GrantFiled: January 11, 2019Date of Patent: October 26, 2021Assignee: Bose CorporationInventor: Zoran Coric