With Frequency Calibration Or Testing Patents (Class 331/44)
-
Patent number: 11909354Abstract: One or more heating elements are provided to heat a MEMS component (such as a resonator) to a temperature higher than an ambient temperature range in which the MEMS component is intended to operate—in effect, heating the MEMS component and optionally related circuitry to a steady-state “oven” temperature above that which would occur naturally during component operation and thereby avoiding temperature-dependent performance variance/instability (frequency, voltage, propagation delay, etc.). In a number of embodiments, an IC package is implemented with distinct temperature-isolated and temperature-interfaced regions, the former bearing or housing the MEMS component and subject to heating (i.e., to oven temperature) by the one or more heating elements while the latter is provided with (e.g., disposed adjacent) one or more heat dissipation paths to discharge heat generated by transistor circuitry (i.e., expel heat from the integrated circuit package).Type: GrantFiled: May 25, 2022Date of Patent: February 20, 2024Assignee: SiTime CorporationInventors: Carl Arft, Aaron Partridge, Markus Lutz, Charles I. Grosjean
-
Patent number: 11803208Abstract: A timer calibration method and an electronic device are disclosed. The method includes: performing a fitting operation according to a clock frequency of a clock device and an output of a timer to generate a fitting function; obtaining a first value output by the timer; and adjusting the first value to be a second value according to the fitting function to calibrate the timer.Type: GrantFiled: January 11, 2022Date of Patent: October 31, 2023Assignee: Hefei Core Storage Electronic LimitedInventors: Yang Chen, Yue Hu, Dong Sheng Rao, Kuai Cao, Qin Qin Tao
-
Patent number: 11316522Abstract: A phase and frequency detector receives a reference clock signal with a period error and receives a feedback clock signal from a feedback divider. The feedback divider circuit divides a clock signal from a voltage controlled oscillator. The feedback divider divides by different divide values during odd and even cycles of the reference clock signal to cause the feedback clock signal to have a period error that substantially matches the period error of the reference clock signal. The divider values supplied to the feedback divider are determined, at least in part, by the period error of the reference clock signal.Type: GrantFiled: June 15, 2020Date of Patent: April 26, 2022Assignee: Silicon Laboratories Inc.Inventors: Aslamali A. Rafi, Timothy A. Monk, William Anker, Srisai Rao Seethamraju
-
Patent number: 11303288Abstract: An oscillator assembly includes a scribe seal, an oscillator circuit, and a calibration circuit. The oscillator circuit includes an output. The calibration circuit is coupled to the oscillator circuit. The calibration circuit includes a reference frequency terminal, a conductor coupled to the reference frequency terminal, and an oscillator input terminal. The conductor extends to an edge of the oscillator circuit assembly and penetrates the scribe seal. The oscillator input terminal is coupled to the output of the oscillator circuit.Type: GrantFiled: February 1, 2021Date of Patent: April 12, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bichoy Bahr, Kaichien Tsai, Scott R. Summerfelt
-
Patent number: 11218127Abstract: A power amplifier includes a digital-to-analog converter, a loop filter, a driver circuit, a first adjustable reference resistor and a second adjustable reference resistor. A circuit includes an overcurrent protection circuit and a power amplifier, wherein the overcurrent protection circuit is communicatively coupled to the power amplifier. The digital-to-analog converter is configured to receive a digital signal and to output an analog signal, the driver circuit communicatively coupled to the loop filter and at least one of a first output port and a second output port of the power amplifier.Type: GrantFiled: June 5, 2020Date of Patent: January 4, 2022Assignee: Beken CorporationInventors: Donghui Gao, Desheng Hu, Jiazhou Liu
-
Patent number: 11165432Abstract: A delay circuit includes a delay line including at least a first group of delay elements. The delay line is responsive to a first digital delay code to delay an input signal by a first delay value, and responsive to a change from the first digital delay code to a second digital delay code to delay the input signal by a second delay value. Control circuitry generates the first and second digital delay codes. Glitch monitoring circuitry couples to the control circuitry to conditionally gate the change from the first digital delay code to the second digital delay code based on a prediction of a glitch condition.Type: GrantFiled: November 6, 2020Date of Patent: November 2, 2021Assignee: Movellus Circuits, Inc.Inventors: Chun-Ju Chou, Yuxiang Mu, Jeffrey Alan Fredenburg
-
Patent number: 11096673Abstract: A transmit signal generator is provided. The transmit signal generator has an n?1 bit comparator having a first set of n?1 input lines and a second set of n?1 input lines and an output line, the n?1 bit comparator operable to compare signals of the first set of n?1 input lines and signals of the second set of n?1 input lines and provide the output of the n?1 bit comparator based on the comparison, and an n-bit binary counter having a clock signal input line, a reset signal input line, a clock enable line connected to the output line of the n?1 bit comparator, and n output lines. One of the n output lines provides a sequence of pulse as an output of the transmit signal generator.Type: GrantFiled: June 22, 2020Date of Patent: August 24, 2021Assignee: MTEC GLOBAL CO., LTD.Inventor: Kyusun Choi
-
Patent number: 11101808Abstract: A frequency multiplier, a digital phase-locked loop circuit, and a frequency multiplication method, where the frequency multiplier includes a clock controller configured to: receive an output signal from a time-to-digital converter in the digital phase-locked loop circuit, and generate a control signal based on a duty cycle error of the output signal, a clock calibration circuit configured to: receive a reference clock signal, calibrate a duty cycle of the reference clock signal based on the control signal, and output a calibrated clock signal, and a clock frequency multiplier configured to: receive the calibrated clock signal, multiply a frequency of the calibrated clock signal, and output a frequency multiplied signal to the time-to-digital converter.Type: GrantFiled: September 25, 2020Date of Patent: August 24, 2021Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventor: Peng Gao
-
Patent number: 11025260Abstract: An apparatus is disclosed that implements a phase-locked loop (PLL) that uses multiple error determiners as part of a feedback loop. In an example aspect, an apparatus for generating a frequency includes a PLL. The PLL includes a loop filter, a voltage-controlled oscillator (VCO), a frequency divider, and multiple error determiners. The loop filter includes a filter input node and a filter output node. The VCO includes a VCO input node and a VCO output node. The VCO input node is coupled to the filter output node. The frequency divider includes a divider input node and multiple divider output nodes. The divider input node is coupled to the VCO output node. The multiple error determiners are coupled between the multiple divider output nodes and the filter input node.Type: GrantFiled: August 26, 2020Date of Patent: June 1, 2021Assignee: QUALCOMM IncorporatedInventors: Yue Chao, Marco Zanuso, Rajagopalan Rangarajan, Yiwu Tang
-
Patent number: 10979057Abstract: A delay lock loop and a phase locking method thereof are provided. The delay lock loop includes a first divider, a delay line, a frequency multiplier, a second divider, a phase detection and controlling circuit and a setting signal generator. The first divider generates a divided reference clock signal. The second divider generates a first feedback clock signal and a second feedback clock signal which are complementary by dividing an output clock signal, and generates a selected feedback clock signal by selecting the first or second feedback clock signal according to a setting signal. The phase detection and controlling circuit compares phases of the selected feedback clock signal and the divided reference clock signal to generate a delay control signal. The setting signal generator samples the divided reference clock signal by the first feedback clock signal to generate the setting signal.Type: GrantFiled: September 17, 2020Date of Patent: April 13, 2021Assignee: Winbond Electronics Corp.Inventors: Chi-Hsiang Sun, Shih-Nung Wei
-
Patent number: 10964649Abstract: A system with tamper detection can include at least one ring oscillator and a detection circuit coupled to the at least one ring oscillator to detect change in frequency greater than a tolerance. Each ring oscillator can include a plurality of inverters where at least one intermediate node coupling an output of one of the plurality of inverters and an input to another of the plurality of inverters is a sensing node of a plurality of sensing nodes for the system. Outputs from two or more ring oscillators can be compared and a signal to initiate a countermeasure response can be generated when the outputs have a difference greater than a tolerance value.Type: GrantFiled: August 3, 2018Date of Patent: March 30, 2021Assignee: ARM LIMITEDInventors: Subbayya Chowdary Yanamadala, Mikael Yves Marie Rien
-
Patent number: 10324714Abstract: Apparatus and method are described for trimming parameters of analog circuits. The apparatus includes trim result registers for storing trim results for adjusting parameters of analog circuits, respectively; a memory device configured to store sets of operands; and a trim calculation unit configured to generate the set of trim results by performing a set of arithmetic operations on the sets of operands based on a set of commands, respectively. The trim calculation unit receives a set of commands; transfers sets of operands from the memory device to a programmable ALU array based on the set of commands, respectively; generates trim results by performing arithmetic operations on the sets of operands based on the set of commands, respectively; and sends the trim results to the trim result registers based on the set of commands, respectively.Type: GrantFiled: May 23, 2017Date of Patent: June 18, 2019Assignee: QUALCOMM IncorporatedInventors: Michael Anderson, Gunjan Upadhyay
-
Patent number: 10175715Abstract: Apparatuses and methods for a reference clock-less CMOS image sensor are disclosed herein. An example apparatus may include a controller coupled to an image sensor via a serial bus, and the controller may provide an access burst to the image sensor over the serial bus, the access burst including a plurality of data signals and an associated clock signal, where the associated clock signal is a timing signal for the acquisition of bits of the plurality of data signals. The image sensor may calibrate an internal clock signal in response to a comparison of a number of cycles of the internal clock signal occurring during the access burst to a number of cycles of the associated clock signal occurring during the access burst, where the associated clock signal cycles at a first frequency and the internal clock signal cycles at a second frequency different than the first frequency.Type: GrantFiled: September 21, 2016Date of Patent: January 8, 2019Assignee: OmniVision Technologies, Inc.Inventors: Charles Qingle Wu, Li Yang, Zhenhua Zhu
-
Patent number: 9853651Abstract: Systems and methods of low power docking of sleep mode radios are disclosed herein. In an example embodiment, a crystal oscillator is purposefully mistuned to achieve lower power consumption, and then synchronized using a high frequency crystal oscillator. In an alternative embodiment, the input offset voltages of the comparator in an RC oscillator are cancelled, which allows low power operation and high accuracy performance when tuned to the high frequency crystal. A lower power comparator may be used with higher input offset voltages but still achieve higher accuracy. The RC circuit is switched back and forth on opposite phases of the output, cancelling the offset voltage on the inputs of the comparator.Type: GrantFiled: February 10, 2017Date of Patent: December 26, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Arun Paidimarri, Danielle Griffith, Alice Wang
-
Patent number: 9479179Abstract: Methodologies and an apparatus for measuring setup and hold times of fabricated semiconductor devices are provided. Embodiments include: providing a first digital frequency divider having an input and an output, the input of the first digital frequency divider receiving a first signal indicating an oscillating signal with a first delay; providing a second digital frequency divider having an input and output, the input of the second digital frequency divider receiving a second signal indicating the oscillating signal with a second delay; and providing a flip-flop having an input and an output, wherein the input of the flip-flop is coupled to the output of the second digital frequency divider and a data signal and clock signal for measuring a set-up time or hold time of a device under test are generated.Type: GrantFiled: April 28, 2014Date of Patent: October 25, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Andy T. Nguyen, Navneet Jain
-
Patent number: 9455727Abstract: Embodiments include apparatuses, methods, and systems for open-loop voltage regulation and drift compensation for a digitally controlled oscillator (DCO). in embodiments, a communication circuit may include a DCO, an open-loop voltage regulator, and a calibration circuit. The open-loop voltage regulator may receive a calibration voltage and may generate a regulated voltage. The regulated voltage may be passed to the DCO. During a calibration mode, the calibration circuit may compare the regulated voltage to a reference voltage and adjust the calibration voltage based on the comparison to provide the regulated voltage with a target value. During a monitoring mode, the calibration circuit may receive a tuning code that is used to tune the DCO and further adjust the calibration voltage based on a value of the tuning code.Type: GrantFiled: September 26, 2014Date of Patent: September 27, 2016Assignee: Intel CorporationInventors: Shenggao Li, Guluke Tong, Sujatha B. Gowder, Fulvio Spagna
-
Patent number: 9402342Abstract: A seed meter drive system includes a clutch having a toolless fastener configured to selectively couple the clutch to a downstream component. The clutch is configured to receive a rotational input via a flexible drive shaft, and to drive the downstream component in rotation while the clutch is engaged.Type: GrantFiled: October 11, 2012Date of Patent: August 2, 2016Assignee: CNH Industrial America LLCInventors: Monte Weller, David Flamme, Scott Long, Marvin Prickel
-
Patent number: 9264052Abstract: A method and a circuit for implementing dynamic phase error correction for phase locked loop (PLL) circuits, and a design structure on which the subject circuit resides are provided. The circuit implements dynamic phase error correction and includes an adjustable delay line that is placed in either the reference or feedback clock path. The phase error correction circuit detects the propagation delay of the reference clock path from input pin to the phase frequency detector in the PLL. It also detects the propagation delay of the feedback clock path from input pin to the phase frequency detector in the PLL. The detected propagation delays are compared and a control signal is generated that is proportional to the mismatch. The control signal is applied to the adjustable delay line. The delay of the delay line is continually adjusted until the reference and feedback clock paths are balanced.Type: GrantFiled: January 20, 2015Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Grant P. Kesselring, Christopher W. Steffen, James D. Strom
-
Patent number: 9130576Abstract: One embodiment of communication system comprises a crystal oscillator configured to output a reference clock; cellular radio frequency (RF) and baseband phase locked loops configured to receive the reference clock within a cellular module and compensate for calculated frequency errors between a received cellular downlink signal and a cellular local oscillator signal during operation of the cellular module; global positioning system (GPS) frequency compensation circuitry configured to receive the reference clock within a GPS module and compensate for calculated frequency errors during operation of the GPS module; and a temperature sensing circuit which includes a plurality of sensing resistors and is configured to output a signal corresponding to a temperature of a reference crystal which is translated to a frequency deviation, wherein the (GPS) frequency compensation circuitry is configured to offset the frequency deviation and output a temperate compensated signal to meet GPS clock frequency requirements.Type: GrantFiled: February 3, 2014Date of Patent: September 8, 2015Assignee: BROADCOM CORPORATIONInventor: Rong He
-
Patent number: 9122938Abstract: A transmission leakage signal offset apparatus of a radio frequency identification (RFID) reader is disclosed. The transmission leakage signal offset apparatus may include a signal divider to divide a received signal of the RFID reader, the received signal including a transmission leakage signal, and to transmit the divided received signal to a signal combiner and an injection locked oscillator (ILO); a signal synchronizer to synchronize a phase of the ILO with a phase of the transmission leakage signal; a phase controller to control a phase difference between the received signal of the RFID reader and an output signal of the ILO; and a signal combiner to combine the received signal of the RFID reader and the output signal of the ILO, between which the phase difference is controlled.Type: GrantFiled: October 7, 2014Date of Patent: September 1, 2015Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Hoe Sung Yang, Sang Hyun Mo
-
Patent number: 9081515Abstract: A clock generation circuit includes a counting code generation unit configured to generate counting codes corresponding to a frequency of an input clock when an enable signal is enabled; a control code generation unit configured to decode the counting codes and generate control codes; and a cycle changeable oscillation unit configured to determine a frequency of an output clock in response to the control codes.Type: GrantFiled: March 18, 2013Date of Patent: July 14, 2015Assignee: SK Hynix Inc.Inventors: Jung Hwan Ji, Geun Il Lee
-
Patent number: 9077353Abstract: An integrated circuit frequency generator is disclosed. In some embodiments, the frequency generator comprises an electronic oscillator configured to generate an oscillator frequency and calibration circuitry configured to periodically calibrate the electronic oscillator with respect to a reference frequency source. When a primary power source is unavailable, an output frequency is generated from the oscillator frequency, and the reference frequency source is powered-on only during calibration cycles.Type: GrantFiled: April 23, 2012Date of Patent: July 7, 2015Assignee: Silego Technology, Inc.Inventors: John Othniel McDonald, Crist Y. Lu, Ilbok Lee
-
Patent number: 9035705Abstract: An integrated oscillator circuit comprises an oscillator configured to be switched between a first frequency and a second frequency. A switching circuit receives an input representing a target frequency and switches the oscillator between the first and second frequencies at intervals determined by the input, so as to cause the average output frequency of the oscillator to approximate the target frequency.Type: GrantFiled: January 19, 2012Date of Patent: May 19, 2015Assignee: NORDIC SEMICONDUCTOR ASAInventors: Ola Bruset, Tor Oyvind Vedal
-
Patent number: 9013240Abstract: A method in a circuit comprises providing a first clock by a resistor-capacitor (RC) oscillator; demodulating a plurality of input signals to form a plurality of demodulated input signals; discriminating frequency ranges of the plurality of demodulated input signals according to the first clock; determining whether a first predetermined number of consecutive demodulated input signals among the plurality of demodulated input signals fall into a first predetermined frequency range; triggering a crystal oscillator to provide a second clock to calibrate the first clock if the first predetermined number of consecutive input signals fall into the first predetermined frequency range.Type: GrantFiled: March 1, 2014Date of Patent: April 21, 2015Assignee: Beken CorporationInventors: Jiazhou Liu, Dawei Guo
-
Publication number: 20150102861Abstract: A method of determining an effective capacitance of a ring oscillator free of short current. The method comprises determining a frequency of an oscillator signal communicated from a ring oscillator to an inverter via a first communication path. The first communication path has connectivity to a first voltage source, a ground path and the inverter. The first communication path is divided into a second communication path and a third communication path. The method further comprises determining a voltage line current. The method additionally comprises determining an effective capacitance of the ring oscillator based on a first voltage of the first voltage source, the voltage line current and the frequency of the oscillator signal communicated to the inverter along the third communication path.Type: ApplicationFiled: October 11, 2013Publication date: April 16, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, INC.Inventors: Chung-Peng HSIEH, Chung-Ting LU, Chung-Chieh YANG, Chih-Chiang CHANG
-
Patent number: 9000856Abstract: A method and device for calibrating an oscillator and a temperature sensor in an electronic device are provided. A same temperature cycle, which includes at least two distinct temperatures, may be used to obtain data to calibrate both the oscillator and the temperature sensor. One of the distinct temperatures may comprise an ambient temperature, and a second distinct temperature may comprise a heated temperature greater than the ambient temperature. The electronic device (or a calibration device separate from the electronic device) may receive the readings from the oscillator and the temperature sensor at the two distinct temperatures in the same temperature cycle, and may determine an oscillator correction factor and a temperature sensor correction factor.Type: GrantFiled: July 11, 2014Date of Patent: April 7, 2015Assignee: SanDisk Technologies Inc.Inventors: Deepak Pancholi, Bhavin Odedara
-
Patent number: 9000850Abstract: A method and an apparatus for self-calibration of a driving capability and a resistance of an on-die termination are provided. The apparatus includes an output interface physical layer (PHY) and a ring oscillator. The output interface PHY receives an operation voltage. The ring oscillator surrounds the output interface PHY to sense a work temperature or the operation voltage and accordingly outputs a sensing result. The driving capability or the resistance of the on-die termination of the output interface PHY is adjusted according to the sensing result.Type: GrantFiled: May 14, 2013Date of Patent: April 7, 2015Assignee: Novatek Microelectronics Corp.Inventors: Yao-Cheng Chuang, I-Huan Huang
-
Patent number: 8994461Abstract: A cascaded oscillator array includes a first oscillator array and a second oscillator array. The first oscillator array includes at least three oscillator elements coupled unidirectionally in a first ring such that the first oscillator array outputs a first oscillating signal. Each of the at least three oscillator elements is coupled to receive a signal from a sensing element. The second oscillator array includes at least three oscillator elements coupled unidirectionally in a second ring such that the second oscillator array outputs a second oscillating signal. A first number of the at least three oscillator elements of the first oscillator array is the same as a second number of the at least three oscillator elements of the second oscillator. Each oscillator element of the at least three oscillator elements of the second oscillator array is coupled to receive an output signal from a single oscillator element of the at least three oscillator elements of the first oscillator.Type: GrantFiled: September 26, 2013Date of Patent: March 31, 2015Assignee: The United States of America as represented by the Secretary of the NavyInventors: Visarath In, Patrick Longhini, Yong (Andy) Kho, Antonio Palacios
-
Patent number: 8975970Abstract: A controlled oscillator is tuned to produce a desired, temperature independent frequency. A first frequency ratio is determined between a first frequency of the output signal generated by the controlled oscillator and a frequency of an output signal from another oscillator. The first frequency is determined based on a sensed temperature. A desired frequency of the output signal of the controlled oscillator is used to determine a desired frequency ratio between the desired frequency and the frequency of the output signal from the other oscillator. The controlled oscillator is tuned and the frequency ratio measured until the tuning has caused the desired frequency ratio to be achieved, thereby causing the controlled oscillator to provide the desired frequency.Type: GrantFiled: May 5, 2010Date of Patent: March 10, 2015Assignee: Silicon Laboratories Inc.Inventor: Jeffrey L. Sonntag
-
Patent number: 8963650Abstract: A semiconductor device contrived to prevent a reference voltage and a reference current which are supplied to a high speed OCO from varying with a change in ambient temperature and/or a change in an external power supply voltage and to reduce the circuit area of a power supply module. The high speed OCO outputs a high speed clock whose magnitude is determined by the reference current and the reference voltage. A logic unit adjusts the values of the reference current and reference voltage, according to the reference voltage and reference current trimming codes related to detected ambient temperature and operating voltage.Type: GrantFiled: August 9, 2012Date of Patent: February 24, 2015Assignee: Renesas Electronics CorporationInventors: Tsukasa Oishi, Katsuyoshi Mitsui, Naoki Otani
-
Patent number: 8957736Abstract: The oscillation method uses an oscillation circuit in which a plurality of MOSFETs are annularly connected. The method comprises the steps of: forming GND of the circuit, which is separated from GND of a driving electric source of the MOSFETs, in a part of a first connection line which connects the MOSFET with the adjacent MOSFET; connecting a probe with a second connection line which connects another MOSFET with the adjacent MOSFET, an odd number of the MOSFETs being connected between the GND and the second connection line; and generating an oscillation waveform between the probe and the GND.Type: GrantFiled: September 23, 2013Date of Patent: February 17, 2015Inventor: Akira Takizawa
-
Publication number: 20150035610Abstract: A method in a circuit comprises providing a first clock by a resistor-capacitor (RC) oscillator; demodulating a plurality of input signals to form a plurality of demodulated input signals; discriminating frequency ranges of the plurality of demodulated input signals according to the first clock; determining whether a first predetermined number of consecutive demodulated input signals among the plurality of demodulated input signals fall into a first predetermined frequency range; triggering a crystal oscillator to provide a second clock to calibrate the first clock if the first predetermined number of consecutive input signals fall into the first predetermined frequency range.Type: ApplicationFiled: March 1, 2014Publication date: February 5, 2015Applicant: BEKEN CORPORATIONInventors: Jiazhou Liu, Dawei Guo
-
Patent number: 8928418Abstract: Systems and methods for reducing process sensitivity in integrated circuit (“IC”) fabrication. An integrated circuit structure is provided that includes a first integrated circuit device having at least one parameter influenced by process variation in a first manner. The integrated circuit structure further includes a second integrated device having the least one parameter influenced by the process variation in a second manner. The first manner is opposite of the second manner. The second integrated device is configured to offset or reduce the influence of the process variation on the at least one parameter in the first integrated circuit device.Type: GrantFiled: February 13, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Herschel A. Ainspan, Anthony R. Bonaccio, Ramana M. Malladi
-
Patent number: 8924765Abstract: A method and apparatus for generating an accurate clock generator timing source, comprising minimal jitter, excellent resolution, and an extended calibration range, for use, for example, in a system requiring accurate low power operation. In particular, a clock generation system is adapted to receive a generated clock input, a reference clock input, and an adjustment parameter comprising a sign bit and p data bits. The calibration logic system is further adapted to output and modify a calibrated clock, using distributed pulse modification. The adjustment parameter may be automatically generated.Type: GrantFiled: February 21, 2012Date of Patent: December 30, 2014Assignee: Ambiq Micro, Inc.Inventor: Stephen Sheafor
-
Publication number: 20140361842Abstract: A dual-mode crystal oscillator includes a single AT-cut quartz crystal piece, a package, and an integrated circuit. The integrated circuit includes an oscillation circuit configured to cause the AT-cut quartz crystal piece to oscillate at a frequency in the MHz band, a dividing circuit configured to divide the frequency in the MHz band to generate a frequency of 32.768 kHz, a selection circuit configured to select one of a pause state where the frequency in the MHz band is not output and an active state where the frequency in the MHz band is output. The mounting surface includes three electrodes arranged in a direction along the long side and two electrodes arranged in a direction along the short side. The electrode to output the frequency of 32.768 kHz and the electrode to output the frequency in the MHz band are arranged not adjacent to one another.Type: ApplicationFiled: June 5, 2014Publication date: December 11, 2014Inventors: WEN JEN CHEN, CHISATO ISHIMARU
-
Patent number: 8903022Abstract: There is provided a solution for simultaneous reception of dual channel transmission. The solution is based on applying a first and a second oscillating signals, mixing and adding in order to separate the in-phase and quadrature components of first and second signals from a combined radio frequency signal received as input.Type: GrantFiled: November 4, 2009Date of Patent: December 2, 2014Assignee: Nokia CorporationInventor: Risto Olavi Vaisanen
-
Patent number: 8884706Abstract: Embodiments of the invention include a method for use in a device having a local oscillator. The method includes performing, for the local oscillator that is disciplined by an external reference signal, while locked to the external reference signal, training at least two mathematical models of the oscillator to determine a predicted correction signal for each mathematical model based at least in part on a correction signal that is a function of the external reference signal and which is used to discipline drift in the oscillator. The method also includes selecting a mathematical model of the at least two mathematical models that results in a smallest time error when disciplining the oscillator to use when the external reference signal is unavailable and an alternative correction signal is to be used to discipline drift in the oscillator.Type: GrantFiled: March 25, 2011Date of Patent: November 11, 2014Assignee: BlackBerry LimitedInventors: Charles Nicholls, Philippe Wu
-
Patent number: 8878615Abstract: The present application discloses a voltage-controlled oscillator device and a method of correcting the voltage-controlled oscillator. The voltage-controlled oscillator device comprises predistortion module, configured to predistort an input voltage to obtain a predistorted voltage; and a voltage-controlled oscillator, configured to generate an output signal with a corresponding oscillation frequency according to the predistorted voltage, wherein the predistortion module corrects a non-linear characteristic of the voltage-controlled oscillator, so that there is a linear relationship between the input voltage and the oscillation frequency of the output signal. The voltage-controlled oscillator device may be applied to a phase-locked circuit in a communication system.Type: GrantFiled: October 9, 2011Date of Patent: November 4, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Yuping Wu, Lan Chen
-
Patent number: 8878616Abstract: The described embodiments provide a configurable pulse generator circuit. More specifically, the described embodiments include a pulse generator circuit; an inverting difference oscillator (IDO) enabling circuit coupled to the pulse generator circuit; and a disable signal coupled to the IDO enabling circuit. When the disable signal is asserted, the IDO enabling circuit is disabled and the pulse generator circuit is configured as a pulse generator. In contrast, when the disable signal is deasserted, the IDO enabling circuit is enabled and the pulse generator circuit is configured as part of an IDO.Type: GrantFiled: January 31, 2011Date of Patent: November 4, 2014Assignee: Oracle International CorporationInventors: Anand Dixit, Robert P. Masleid
-
Patent number: 8872593Abstract: A technique for calibration of on-chip resistance (R) and capacitance (C) values using an on-board bypass capacitor may include configuring an on-chip switch to selectively couple an on-chip calibration circuit to an on-chip port. The on-chip calibration circuit may include an RC oscillator having an RC time constant (RCTC). The on-board bypass capacitor may be coupled to the on-chip calibration circuit, by using the on-chip port. The on-chip R and C values may be calibrated using the on-chip calibration circuit and the on-board bypass capacitor.Type: GrantFiled: January 4, 2013Date of Patent: October 28, 2014Assignee: Broadcom CorporationInventors: Mohyee Mikhemar, Hooman Darabi
-
Patent number: 8872523Abstract: Embodiments of the invention relate to automatic test equipment for testing a circuit having an oscillating crystal and to a method for operating such automatic test equipment. A generator generates a first signal comprising an oscillating part having at least one predetermined frequency. A first terminal couples the first signal to the oscillating crystal. At least one predetermined frequency is located inside a predetermined window around one of the resonance frequencies of the oscillating crystal. An analyzer has a second terminal coupled to the oscillating crystal for detecting a second signal and a rectifier connected in series with a low-pass filter for rectifying and filtering the second signal. A detector for detects a DC-signal at the output of the low-pass filter and for signals a valid test result for the oscillating crystal if the DC-signal exceeds a certain threshold value.Type: GrantFiled: November 4, 2011Date of Patent: October 28, 2014Assignee: Texas Instruments Deutschland GmbHInventors: Ralf Sonnhueter, Anton Ecker
-
Publication number: 20140306771Abstract: A method for stabilizing the output frequency of an oscillator comprises providing a temperature model to capture the temperature characteristics of a second oscillator when measured by a first oscillator, measuring a value indicative of the frequency of the second oscillator by using the first oscillator, determine a temperature of the second oscillator based on the measured value indicative of the frequency of the second oscillator and the temperature model, determining a compensation amount for the frequency of the first oscillator from the determined temperature, and providing a compensated output frequency of the first oscillator as a stabilized output.Type: ApplicationFiled: April 8, 2014Publication date: October 16, 2014Applicant: Dialog Semiconductor GmbHInventor: Adam Malpass
-
Patent number: 8860478Abstract: The invention provides a phase-locked loop with loop gain calibration and methods for measuring an oscillator gain, gain calibration and jitter measurement for a phase-locked loop. The method for measuring an oscillator gain of a phase-locked loop includes the steps of providing a varying code at an input end of the oscillator; outputting excess reference phase information by a reference phase integral path and outputting excess feedback phase information based on the varying code by a feedback phase integral path; and obtaining an estimated gain information of the oscillator based on the excess reference phase information and the excess feedback phase information.Type: GrantFiled: March 15, 2013Date of Patent: October 14, 2014Assignee: National Chiao Tung UniversityInventors: Wei-Zen Chen, Shu-Chin Chuang
-
Patent number: 8847690Abstract: Aspects of the embodiments include a method for synchronizing a device having an oscillator to a reference signal. A correction signal can be determined based on the reference signal. A mathematical model of the oscillator can be trained based at least upon the correction signal. A predicted correction signal for the trained mathematical model can be determined. A time error using the predicted correction signal can be generated to assess suitability of the trained mathematical model for disciplining drift in the oscillator and synchronizing the device when the reference signal is not available.Type: GrantFiled: September 14, 2012Date of Patent: September 30, 2014Assignee: BlackBerry LimitedInventors: Charles Nicholls, Philippe Wu
-
Publication number: 20140266472Abstract: In some embodiments, provided are AFC circuits and methods for calibrating a second setting of an oscillator while a first setting is controlled by a temperature compensated control.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Jeffrey W. Waldrip, Yongping Fan, Jing Li
-
Patent number: 8830002Abstract: Apparatuses, methods, systems, algorithms, and circuits for reference clock frequency determination are disclosed. In one embodiment, a circuit for detecting a reference clock frequency can include a clock counter configured to count a number of cycles of the reference clock over a predetermined portion of a sleep clock to provide a reference clock cycle count, where the sleep clock has a known frequency and a predetermined accuracy; a frequency estimator configured to estimate the reference clock frequency from the reference clock cycle count and the known frequency of the sleep clock; and a frequency selector configured to select a closest frequency to the estimated reference clock frequency from a plurality of allowed frequencies.Type: GrantFiled: December 21, 2011Date of Patent: September 9, 2014Assignee: Marvell World Trade Ltd.Inventors: Ken Yeung, Hedley Rainnie
-
Patent number: 8816781Abstract: An all-digital frequency detector is provided, which includes a phase-frequency detector receiving a reference clock and an input clock, two sample/hold circuits sampling the phase-frequency detector outputs responsive to a ninety-degree phase shifted reference clock and a ninety-degree phase shifted input clock, a plurality of logical operators to generate an output frequency detection signal and a output clock responsive to the difference between the reference clock and the input clock.Type: GrantFiled: September 20, 2012Date of Patent: August 26, 2014Inventor: Phuong Huynh
-
Patent number: 8816778Abstract: A method for adjusting an oscillator clock frequency, comprising: providing a first oscillator, applying a first setpoint value to the first oscillator, determining a first oscillator frequency value within a first time frame, providing a second oscillator, applying a second setpoint value to the second oscillator, determining a second oscillator frequency value within a second time frame, determining a new frequency setpoint value from the first and second frequency values, the first and second setpoint values, and a desired frequency value, and applying the new frequency setpoint value to one of the first and second oscillators.Type: GrantFiled: July 19, 2012Date of Patent: August 26, 2014Assignee: INSIDE SecureInventors: Gaetan Bracmard, Jean-Pascal Maraninchi, Julien Roche
-
Publication number: 20140232475Abstract: A highly integrated monolithic self-compensated oscillator (SCO) with high frequency stability versus temperature variations is described, together with a cost effective single insertion point trimming (SPT) algorithm. The SPT is utilized to adjust the phase and frequency of the SCO to meet frequency stability versus temperature and frequency accuracy requirements for a reference clock. The techniques used in the SPT algorithm provide a robust, fast and low testing cost for the SCO. Moreover, the concepts and techniques utilized in the SCO SPT can be used effectively for any temperature compensated oscillator (TCO) including TCXO, MEMS, FBAR and RC oscillators. Additionally, the described SPT algorithm is capable of measuring the temperature sensitivity of any oscillator, estimating suitable temperature compensation parameters and adjusting the oscillator frequency to the required value simultaneously.Type: ApplicationFiled: February 19, 2014Publication date: August 21, 2014Applicant: Si-Ware SystemsInventors: Ahmed Elkholy, Ayman Ahmed
-
Patent number: 8810321Abstract: An oscillator auto-trimming method is provided. The oscillator auto-trimming method includes receiving, by a subtractor, a first count result and second count result to output a difference between the first count result and the second count result as an offset frequency, receiving, by a divider, the offset frequency to output a divided signal corresponding to a result of dividing the offset frequency by a reference offset frequency output from a micro control unit, and receiving, by the micro control unit, the divided signal and determine whether to change an oscillator frequency.Type: GrantFiled: September 12, 2012Date of Patent: August 19, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Kwang Ho Choi