For Storing Compressed Data Patents (Class 345/555)
-
Patent number: 8810562Abstract: A method is provided for data compression. The data compression method transforms a square of data into a tile of data. The tile of data is then divided into quads of data that are converted into a representative element, a first delta element, a second delta element, a third delta element, and a control word. A new tile of data is then formed with the representative elements, and the process is repeated until a single representative element remains. The single representative element is then embedded into an output stream with the control words and corresponding delta elements. Decompression of the data is symmetrical to the encoding once the bit stream has been parsed.Type: GrantFiled: May 19, 2009Date of Patent: August 19, 2014Assignee: Advanced Micro Devices, Inc.Inventor: Alexander M Lyashevsky
-
Patent number: 8774535Abstract: The present invention provides a scheme for compressing the color components of image data, and in particular, data used in multi-sampled anti-aliasing applications. Adjacent pixels are grouped into rectangular tiles, with the sample colors stored in compressed formats accessible via an encoded pointer. In one embodiment, duplicate colors are stored once. Unlike prior compression schemes that rely on pixel to pixel correlation, the present invention takes advantages of the sample to sample correlation that exists within the pixels. A memory and graphics processor configuration incorporating the tile compression schemes is also provided. The configuration defines the tile sizes in main memory and cache memory. In one embodiment, graphics processor relies on a Tile Format Table (TFT) to process incoming tiles in compressed formats. The present invention reduces memory consumption and speeds up essential and oft-repeated operations in rendering.Type: GrantFiled: January 18, 2012Date of Patent: July 8, 2014Assignee: ATI Technologies ULCInventors: Timothy J. Van Hook, Farhad Fouladi, Gordon Elder, III
-
Publication number: 20140184627Abstract: A method, in one embodiment, can include performing difference transformation of image samples. In addition, the method can also include performing length selection. The method can also include performing a prioritized ordering of difference data. Furthermore, the method can include performing packing that includes utilizing varying sized bit fields to produce a lossy compressed representation.Type: ApplicationFiled: March 14, 2013Publication date: July 3, 2014Applicant: NVIDIA CORPORATIONInventors: Jonathan Dunaisky, Eric B. Lum
-
Patent number: 8766972Abstract: A method and system for compacting and distributing graphic data by representing three-dimensional models by primitive objects that are predefined in the system and instructions, which may include solid modeling operations for constructing at least one model from the identified primitive objects. The method and system enable creating compacted representation files that can be distributed via one or more communication network, where a client application enables reconstruction of the models represented by the data in the representation files by combining the primitive objects constructing the model according to the set of instructions that enable the actual construction.Type: GrantFiled: October 29, 2008Date of Patent: July 1, 2014Inventor: Moshe Itzhak Markowitz
-
Patent number: 8712145Abstract: A depth estimation apparatus is provided. The depth estimation apparatus may estimate a depth value of at least one pixel composing an input video based on feature information about at least one feature of the input video, a position of the at least one pixel, and a depth relationship among the at least one pixel and neighboring pixels.Type: GrantFiled: May 1, 2009Date of Patent: April 29, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Aron Baik, Yong Ju Jung, Ji Won Kim
-
Patent number: 8711161Abstract: A memory cell reconfiguration process is performed in accordance with the operational characteristic settings determined based upon the results of analysis and/or testing of memory cell operations. The memory circuit can include a plurality of memory cells and memory cell configuration controller. The memory cells store information associated with a variety of operations. The memory cell configuration controller coordinates selective enablement and disablement of each of the plurality of memory cells, which can be done on a subset or group basis (e.g., enables and/or disables memory cells on a word length or row by row basis). The address mapping can be adjusted so that the memory space appears continuous to external components. The memory cell configuration controller can also forward configuration information to upstream and/or downstream components that can adjust operations to compensate for the memory cell configuration (e.g., to prevent overflow).Type: GrantFiled: June 21, 2006Date of Patent: April 29, 2014Assignee: Nvidia CorporationInventors: Stefan Scotzniovsky, Bruce Cory, Charles Chew-Yuen Young, Anthony M. Tamasi, James M. Van Dyke, John S. Montrym, Sean J. Treicher
-
Patent number: 8711164Abstract: An integrated memory controller (IMC) may sit on the main CPU bus or a high speed system peripheral bus and couple to system memory. The IMC may use a lossless data compression and decompression scheme for improved performance. The IMC may also include microcode for specific decompression of particular data formats such as digital video and digital audio. Compressed data may be decompressed in the IMC and stored into system memory or saved in the system memory in compressed format. Internal memory mapping may allow for format definition spaces which may define the format of the data and the data type to be read or written. Software overrides may be placed in applications software in systems that desire to control data decompression at the software application level.Type: GrantFiled: May 7, 2012Date of Patent: April 29, 2014Assignee: Intellectual Ventures I LLCInventor: Thomas A. Dye
-
Publication number: 20140098119Abstract: A data processing apparatus has a compressor and an output interface. The compressor generates a compressed display data by compressing a display data according to a compression algorithm. The output interface records indication information in an output bitstream, and outputs the output bitstream via a display interface, wherein the output bitstream is derived from the compressed display data, and the indication information is set in response to the compression algorithm employed by the compressor. Another data processing apparatus has a de-compressor and an input interface. The de-compressor de-compresses a compressed display data derived from an input bitstream. The input interface receives the input bitstream via a display interface, parses indication information included in the input bitstream, and configures the de-compressor to employ a de-compression algorithm as indicated by the indication information.Type: ApplicationFiled: July 8, 2013Publication date: April 10, 2014Inventors: Chi-Cheng Ju, Tsu-Ming Liu
-
Patent number: 8670625Abstract: An image coding method including: binarizing a first component and a second component which are included in last position information, to generate a first binary signal and a second binary signal, respectively; coding, by first arithmetic coding, a first partial signal which is a part of the first binary signal and a second partial signal which a part of the second binary signal, and coding, by second arithmetic coding, a third partial signal which is another part of the first binary signal and a fourth partial signal which is another part of the second binary signal; and placing the coded first through fourth partial signals in a bit stream, wherein in the placing, (i) the coded second partial signal is placed next to the coded first partial signal, or (ii) the coded fourth partial signal is placed next to the coded third partial signal.Type: GrantFiled: November 6, 2012Date of Patent: March 11, 2014Assignee: Panasonic CorporationInventors: Hisao Sasai, Takahiro Nishi, Youji Shibahara, Toshiyasu Sugio, Kyoko Tanikawa, Toru Matsunobu, Kengo Terada
-
Patent number: 8659592Abstract: A method for real-time 2D to 3D video conversion includes receiving a decoded 2D video frame having an original resolution, downscaling the decoded 2D video frame into an associated 2D video frame having a lower resolution, and segmenting objects present in the downscaled 2D video frame into background objects and foreground objects. The method also includes generating a background depth map and a foreground depth map for the downscaled 2D video frame based on the segmented background and foreground objects, and deriving a frame depth map in the original resolution based on the background depth map and the foreground depth map. The method further includes providing a 3D video frame for display at a real-time playback rate. The 3D video frame is generated in the original resolution based on the frame depth map.Type: GrantFiled: September 24, 2009Date of Patent: February 25, 2014Assignee: Shenzhen TCL New Technology LtdInventors: Haohong Wang, Glenn Adler
-
Patent number: 8659610Abstract: A liquid crystal display includes a liquid crystal panel and a timing controller. The timing controller includes a first memory unit which sequentially receives a first image signal and a second image signal at a first data rate and outputs the first and second image signals at a second data rate, a second memory unit which compresses and stores the first image signal at the second data rate as a compressed first image signal and outputs the compressed first image signal as a restored first image signal, and an image signal compensation unit which receives the second image signal and the restored first image signal at the second data rate, compensates the second image signal to generate a compensated second image signal using the restored first image signal at the second data rate, and outputs the compensated second image signal at the second data rate to the liquid crystal panel.Type: GrantFiled: August 5, 2009Date of Patent: February 25, 2014Assignee: Samsung Display Co., Ltd.Inventor: Jong Hyon Park
-
Patent number: 8655064Abstract: An image compression circuit 1 of the invention includes an image calculator 11, a compression-system decision unit 12, and a compression processor 13. Compression-system decision unit 12 determines a variation of pieces of image data of four adjacent pixels based on a variation in luminance Y of the pixels or variations in luminance Y and saturation S of the pixels, compresses the image data into image data of one or two pixels (RGB 888 and RGB 787) expressed by an RGB color space having a small quantization error in the case of the small variation of the pieces of image data, and compresses the image data into data including the luminances of the four adjacent pixels and pieces of image data of two pixels (YCbCr 422) expressed by a YCbCr color space having a large quantization error in the case of the large variation of the pieces of image data.Type: GrantFiled: June 15, 2012Date of Patent: February 18, 2014Assignee: Rohm Co., Ltd.Inventor: Takateru Yamamoto
-
Patent number: 8638337Abstract: Disclosed are methods and systems for tracking which data tiles have changed within an image frame. In an embodiment, each cell of a tile change list buffer may contain a frame number and updated when a tile is received from encoder. The frame number may be used as a base pointer for a particular frame buffer. When a frame is decoded, the contents of the tile change list buffer may be copied from the current tile change list buffer to the next buffer. This process may reduce memory traffic because the unchanged tile data does not have to be copied from frame to frame.Type: GrantFiled: March 16, 2009Date of Patent: January 28, 2014Assignee: Microsoft CorporationInventors: Jackson Tung, Thomas Young, Kai Chee Li, Jeff B. Widergren, Hao Guo, Francis A. Palita, Hua Zhou
-
Patent number: 8630499Abstract: When an image processing apparatus capable of connecting to a digital camera is to perform image-correction processing on irreversible-compression encoded image data acquired from the digital camera, it is determined whether the image-correction processing can be executed by the connected digital camera. When the processing can be executed, it is confirmed whether or not RAW data that corresponds to the irreversible-compression encoded image data is present in the digital camera. If the corresponding RAW data is present in the digital camera, the digital camera is requested to execute the image-correction processing based on the RAW data. This makes it possible to suppress degradation in the image quality more than when directly correcting an irreversible-compression encoded image.Type: GrantFiled: November 19, 2008Date of Patent: January 14, 2014Assignee: Canon Kabushiki KaishaInventors: Yasushi Shikata, Teruki Kikkawa, Yoshikazu Shibamiya, Hirofumi Urabe, Daisuke Takayanagi, Chika Masuda
-
Patent number: 8619866Abstract: A method for processing digital image data is provided that includes compressing a block of the digital image data to generate a compressed block, storing the compressed block in an external memory when a number of bits in the compressed block does not exceed a first compression threshold, and storing the block in the external memory when the number of bits in the compressed block exceeds the first compression threshold.Type: GrantFiled: October 2, 2009Date of Patent: December 31, 2013Assignee: Texas Instruments IncorporatedInventors: Minhua Zhou, Ching-Yu Hung
-
Patent number: 8611652Abstract: The disclosure herein relates to devices for compression, decompression or reconstruction of image data for still or moving pictures, such as image data detected with a digital camera. In some embodiments, data channels are compressed using a scalable compression algorithm. The compression algorithm may allow customization of compression parameters, such as a quantization factor, code block size, number of transform levels, reversible or irreversible compression, a desired compression ratio with a variable bit rate output, a desired fixed bit rate output with a variable compression rate, progression order, output format, or visual weighting. A lower quality image or an image with lower resolution may be reconstructed using only some of the compressed data. Use of offsets to various layers and color channels allow reconstruction of the image without requiring decompression of all of the full image data.Type: GrantFiled: December 16, 2010Date of Patent: December 17, 2013Assignee: Red.com, Inc.Inventors: James H. Jannard, Rob Wouter Lohman, Richard Greene
-
Patent number: 8610734Abstract: A method and apparatus for updating video graphics changes of a managed server to a remote console independent of an operating system. The screen (e.g. frame buffer) of the managed server is divided into a number of blocks. Each block is periodically monitored for changes by calculating a hash code and storing the code in a hash code table. When the hash code changes, the block is transmitted to the remote console. Color condensing may be performed on the color values of the block before the hash codes are calculated and before transmission. Compression is performed on each block and across blocks to reduce bandwidth requirements on transmission. Periodically, the configuration of a video graphics controller and a pointing device of the managed server are checked for changes, such as changes to resolution, color depth and mouse movement. If changes are found, the changes are transmitted to the remote console.Type: GrantFiled: July 1, 2003Date of Patent: December 17, 2013Assignee: Hewlett-Packard Development Company, L.P.Inventors: Theodore F. Emerson, Wesley Ellinger
-
Patent number: 8605104Abstract: One embodiment of the present invention sets forth a technique for compressing color data. Color data for a tile including multiple samples is compressed based on an equality comparison and a threshold comparison based on a programmable threshold value. The equality comparison is performed on a first portion of the color data that includes at least exponent and sign fields of floating point format values or high order bits of integer format values. The threshold comparison is performed on a second portion of the color data that includes mantissa fields of floating point format values or low order bits of integer format values. The equality comparison and threshold comparison are used to select either computed averages of the pixel components or the original color data as the output color data for the tile. When the threshold is set to zero, only tiles that can be compressed without loss are compressed.Type: GrantFiled: December 31, 2009Date of Patent: December 10, 2013Assignee: NVIDIA CorporationInventors: David Kirk McAllister, Steven E. Molnar, Narayan Kulshrestha
-
Patent number: 8553043Abstract: A three-dimensional (3D) image processing method is provided. The method includes receiving from an image source a 3D image containing a plurality of images that are previously compressed, and storing pixel data of the received plurality of images. The method also includes determining that the plurality of images do not have a same number of pixel columns, determining at least one boundaries among the plurality of images, and determining a minimum number of pixel columns and a maximum number of pixel columns of the plurality of images. Further, the method includes adjusting any one of the plurality of images having a column number less than the maximum number such that each of the plurality of images has the maximum number of pixel columns, decompressing the plurality of images, and discarding from each of the decompressed plurality of images by a determined number of last columns, wherein the determined number is the difference between the maximum number and the minimum number.Type: GrantFiled: October 15, 2010Date of Patent: October 8, 2013Assignee: SuperD Co. Ltd.Inventors: Fei Yan, Ning Liu
-
Patent number: 8547382Abstract: A video graphics system, graphics processor, and method of reducing memory bandwidth consumption include logic that groups binary data of a block of pixels into bit-planes. Each bit-plane corresponds to a different bit position in the binary data of the block and includes a bit value from each pixel in the block at that corresponding bit position. An encoding, associated with the block of pixels, represents which ones of the bit-planes are constant-value bit-planes having binary data comprised of a same bit value from every pixel in the block and which of the bit-planes are mixed-value bit-planes. Logic accesses memory storing the block of pixels to process the binary data of each mixed-value bit-plane and accesses memory storing the encoding to process the binary data of each constant-value bit-plane when a processing operation is performed on the block of pixels.Type: GrantFiled: May 30, 2008Date of Patent: October 1, 2013Assignee: Advanced Micro Devices, Inc.Inventor: Kiia K. Kallio
-
Patent number: 8542243Abstract: Embodiments provide texture compression with high compression ratios and low decompression times. Some embodiments partition a texture map into texel blocks. The number of blocks is reduced until a compression threshold is reached, and the resulting blocks are stored as a codebook. An index array is generated by associating each texel block with an index and associating each index with the block in the codebook identified as a closest match to the associated texel block. The codebook may then be compressed according to a technique compatible with a GPU. In certain embodiments, to render a scene, a CPU “inflates” the texture map by copying the appropriate codebook block to each indexed block location of the texture map, as defined by the index array. Because the codebook blocks are already compressed in a format compatible with the GPU, the inflated texture map is also compatible with the GPU without further processing.Type: GrantFiled: November 19, 2010Date of Patent: September 24, 2013Inventor: Douglas H. Rogers
-
Patent number: 8537171Abstract: Nonlinear compression of high precision image data (e.g., 12-bits per subpixel) conventionally calls for a large sized lookup table (LUT). A smaller sized and tunable circuit that performs compression with piecewise linear compressing segments is disclosed. The piecewise linear data compressing process is organized so that lumping together of plural ‘used’ high precision value points into one corresponding low precision data value point is avoided or at least minimized. In one embodiment, the compressed data is image defining data being processed for display on a nonconventional display screen where the piecewise linearly compressed data can be stored adjacent to other image data in a frame buffer where a composite image is assembled.Type: GrantFiled: May 13, 2011Date of Patent: September 17, 2013Assignee: Samsung Display Co., Ltd.Inventors: Michael Francis Higgins, Candice Hellen Brown Elliot
-
Patent number: 8525835Abstract: A plurality of data from a first coordinate system is transformed into a plurality of metadata, each metadata comprising a location identifier and a value summarizing an amount of data points in the first coordinate system associated with a corresponding location in the second coordinate identified by the location identifier. A metadata is formed only when a non-zero value is assigned to a location.Type: GrantFiled: February 24, 2010Date of Patent: September 3, 2013Assignee: The Boeing CompanyInventors: Yuan-Jye Wu, Dejan Nikic
-
Publication number: 20130216145Abstract: Disclosed is an apparatus for processing an image data including: a CPU, a system memory connected with the CPU through a system bus, a communication packet processing unit configured to receive packet data from an external network, and a cut through memory configured to be connected with the communication packet processing unit through the system bus and a cut through memory bus and include a cut through memory storing the received packet data.Type: ApplicationFiled: November 13, 2012Publication date: August 22, 2013Applicant: Electronics and Telecommunications Research InstituteInventor: Electronics and Telecommunications Research Institute
-
Patent number: 8508544Abstract: A method and system for selective enablement of tile compression. The method includes receiving a graphics primitive for processing in a set-up unit of a graphics processor and determining a primitive characteristic that indicates a probability of whether a final compression of a tile related to the primitive will be retained. Compression for the tile related to the primitive is allowed when the characteristic indicates the final compression will be retained. Compression for the tile related to the primitive is disallowed in the characteristic indicates the final compression will not be retained.Type: GrantFiled: November 2, 2006Date of Patent: August 13, 2013Assignee: NVIDIA CorporationInventors: Steven E. Molnar, Franklin C. Crow
-
Patent number: 8495464Abstract: Methods and apparatuses for error correction. A N-bit block data to be stored in a memory device is received. The memory device does not perform any error correction code (ECC) algorithm nor provide designated error correction code storage for the N-bit block of data. Data compression is applied to the N-bit data to compress the block of data to generate a M-bit compressed block of data. A K-bit ECC is computed for the M-bit compressed data, wherein M+K is less than or equal to N. The M-bit compressed data and the K-bit ECC are stored together in the memory device.Type: GrantFiled: June 28, 2010Date of Patent: July 23, 2013Assignee: Intel CorporationInventors: Henry Stracovsky, Michael Espig, Victor W. Lee, Daehyun Kim
-
Patent number: 8477146Abstract: Devices, methods, and other embodiments associated with processing rasterized data are described. In one embodiment, an apparatus includes translation logic for converting lines of rasterized pixel data of a compressed image to a plurality of two-dimensional data blocks. The lines of rasterized pixel data are stored in consecutive memory locations. Each data block is stored in a consecutive memory location. The apparatus includes decompression logic for at least partially decompressing the compressed image based, at least in part, on the two-dimensional data blocks.Type: GrantFiled: July 29, 2009Date of Patent: July 2, 2013Assignee: Marvell World Trade Ltd.Inventors: Shuhua Xiang, Li Sha, Ching-Han Tsai
-
Patent number: 8471861Abstract: An image display system comprises a processor 10, a main memory 20 and a display panel 30, where the main memory 20 includes an uncompressed image area 24 for storing image data relating to an image and a compressed image area 26 for storing compressed image data. The processor is microcode-programmed, and executes, after changes have been made in the uncompressed image area, a special sequence of microcode words in a micro program memory 12 of the processor for compressing at least those parts of the uncompressed image area that are subject to changes. The microcode-compressed parts of the image data are then stored in the compressed image area 26 of the main memory. Compressed image data may then be fetched from the compressed image area 26 and decompressed for enabling generation of an appropriate image signal. The generated image signal can finally be applied to the display 30 for refreshing the image.Type: GrantFiled: December 15, 2006Date of Patent: June 25, 2013Assignee: Imsys ABInventor: Stefan Blixt
-
Patent number: 8466922Abstract: This invention relates to a method of processing a plurality of graphical programs on a centralized computer system whereby the images produced by the programs are compressed and transmitted to remote processing devices where they are decompressed. Compression assistance data (CAD) is produced by inspecting instructions outputted by the programs and the CAD is then used in the compression step.Type: GrantFiled: February 8, 2012Date of Patent: June 18, 2013Assignee: T5 Labs LimitedInventors: Graham Clemie, Dedrick Duckett
-
Patent number: 8462168Abstract: A decompression system for DCT-base compressed graphic data with transparent attribute includes a memory to store a compressed graphic data and a compressed mask data; a controller to read the compressed graphic data and the compressed mask data out of the memory; a first decompressor to decompress the compressed graphic data and generate a first color space image signal; a color space transformation device to transform the first color space image signal into a second color space image signal; a special color signal storage to store a plurality of special color signals; a second decompressor to decompress the compressed mask data and generate a select signal; and a first multiplexer to select the second color space image signal or a special color signal to output based on the select signal, wherein each special color signal indicates a different level of transparent attribute.Type: GrantFiled: November 25, 2009Date of Patent: June 11, 2013Assignee: Sunplus mMedia Inc.Inventor: Chih-Chung Shih
-
Publication number: 20130141449Abstract: A circuit includes an image decompression circuit configured to receive compressed image data which are generated by compressing image data of a set of pixels of a target block by using a selected compression method selected from a plurality of compression methods based on a correlation among said image data of said set of pixels of said target block, and to generate decompressed image data by decompressing said compressed image data by using a decompression method corresponding to said selected compression method.Type: ApplicationFiled: January 31, 2013Publication date: June 6, 2013Applicant: Renesas Electronics CorporationInventor: Renesas Electronics Corporation
-
Publication number: 20130120419Abstract: Video analytics may be used to assist video encoding by selectively encoding only portions of a frame and using, instead, previously encoded portions. Previously encoded portions may be used when succeeding frames have a level of motion less than a threshold. In such case, all or part of succeeding frames may not be encoded, increasing bandwidth and speed in some embodiments.Type: ApplicationFiled: November 10, 2011Publication date: May 16, 2013Inventors: Animesh Mishra, Naveen Doddapuneni, Jose M. Rodriguez
-
Patent number: 8441495Abstract: Systems and methods for determining a compression tag state prior to memory client arbitration may reduce the latency for memory accesses. A compression tag is associated with each portion of a surface stored in memory and indicates whether or not the data stored in each portion is compressed or not. A client uses the compression tags to construct memory access requests and the size of each request is based on whether or not the portion of the surface to be accessed is compressed or not. When multiple clients access the same surface the compression tag reads are interlocked with the pending memory access requests to ensure that the compression tags provided to each client are accurate. This mechanism allows for memory bandwidth optimizations including reordering memory access requests for efficient access.Type: GrantFiled: December 29, 2009Date of Patent: May 14, 2013Assignee: NVIDIA CorporationInventors: James M. Van Dyke, John H. Edmondson, Brian D. Hutsell, Michael F. Harris
-
Patent number: 8442494Abstract: When a user interface is scrolled, data requests are made. If the data is not found in cache, the data is retrieved from a remote server by asynchronously placing data requests to a server starting with the last added data request. Through a relaxed loader, the mobile device does not bombard the remote server with requests. By removing older data requests, the mobile application fetches data more in line with the current display. After receiving the data from the remote server, the data is decoded and compressed. The data is placed within cache. When multiple entries exist, the data within cache is associated and processed. Instead of the interface decoding data from the cache for each entry, the processed data is provided to the interface removing processing and required memory for each entry.Type: GrantFiled: February 18, 2011Date of Patent: May 14, 2013Assignee: Mitel Networks CorporationInventor: Suriyaprakash Soundrapandian
-
Patent number: 8441656Abstract: A PDL data processing device may obtain PDL data including plural sets of drawing part data and a set of deletion part data. The set of the deletion part data may include timing information and data information indicating a target set of the drawing part data of a deletion target. The PDL data processing device may store the PDL data in a memory, create drawing data by utilizing the plural sets of the drawing part data, and delete from the memory the target set of the drawing part data indicated by the data information included in the set of the deletion part data, regardless of the timing indicated by the timing information included in the set of the deletion part data, at a specific timing which is subsequent to the timing indicated by the timing information.Type: GrantFiled: July 27, 2010Date of Patent: May 14, 2013Assignee: Brother Kogyo Kabushiki KaishaInventor: Sadaaki Miyazaki
-
Patent number: 8429699Abstract: An embodiment of the present invention provides a system and method for adaptive video decoding. A method for adaptive video decoding includes determining whether a resource constrained mode is to be initiated, and responsive to a determination that the resource constrained mode is to be initiated, initiating the resource constrained mode, including foregoing the decoding of portions of received video input. For example, adaptive video decoding may include foregoing the decompression and reconstruction of selected video frames during intervals of high demand for memory and/or bus bandwidth resources.Type: GrantFiled: December 14, 2000Date of Patent: April 23, 2013Inventors: Arturo A. Rodriguez, Peter Chan, Ajith Nair, Ramesh Nallur, Shashi Goel
-
Patent number: 8427496Abstract: A system for compressed data transfer across a graphics bus in a computer system. The system includes a bridge, a system memory coupled to the bridge, and a graphics bus coupled to the bridge. A graphics processor is coupled to the graphics bus. The graphics processor is configured to compress graphics data and transfer compressed graphics data across the graphics bus to the bridge for subsequent storage in the system memory.Type: GrantFiled: May 13, 2005Date of Patent: April 23, 2013Assignee: Nvidia CorporationInventors: Anthony Michael Tamasi, John M. Danskin, David G. Reed, Brian M. Kelleher
-
Patent number: 8427495Abstract: Write operations to a unit of compressible memory, known as a compression tile, are examined to see if data blocks to be written completely cover a single compression tile. If the data blocks completely cover a single compression tile, the write operations are coalesced into a single write operation and the single compression tile is overwritten with the data blocks. Coalescing multiple write operations into a single write operation improves performance, because it avoids the read-modify-write operations that would otherwise be needed.Type: GrantFiled: December 12, 2007Date of Patent: April 23, 2013Assignee: NVIDIA CorporationInventors: John H. Edmondson, Robert A. Alfieri, Michael F. Harris, Steven E. Molnar
-
Publication number: 20130093779Abstract: A memory usage reduction system optimizes GPU memory usage by reducing the memory footprint of graphical resources, and therefore, the amount of memory necessary to store those graphical resources in GPU memory. In one embodiment, the system comprises a CPU with a system memory in communication with a GPU with a video memory. Graphical resources are stored on the system memory. A data collection process intercepts or modifies function calls to the GPU from the CPU to build a data record as the graphical resources are read from the system memory and loaded into the video memory. The data record identifies which graphical resources are to be loaded into the video memory in the compressed or uncompressed state. The GPU may encode the graphical resources. Encoding may be done during a pre-boot operation. The GPU may decode the graphical resources on the fly when needed for rendering during normal operation.Type: ApplicationFiled: October 14, 2011Publication date: April 18, 2013Applicant: BALLY GAMING, INC.Inventors: Martin S. Lyons, Roderick Ang
-
Patent number: 8421821Abstract: A 3D graphics rendering pipeline is used to carry out data comparisons for motion estimation in video data encoding. Video data for the pixel block of the video frame currently being encoded is loaded into the output buffers of the rendering pipeline. The video data for the comparison pixel blocks from the reference video frame is stored as texture map values in the texture cache of the rendering pipeline. Once the sets of pixel data for comparison have been stored, the rendering pipeline is controlled to render a primitive having fragment positions and texture coordinates corresponding to the data values that it is desired to compare. As each fragment is rendered, the stored and rendered fragment data is compared by fragment compare unit and the determined differences in the data values are accumulated in an error term register.Type: GrantFiled: December 22, 2011Date of Patent: April 16, 2013Assignee: Arm Norway ASInventors: Jorn Nystad, Edvard Sorgard, Borgar Ljosland, Mario Blazevic
-
Publication number: 20130083048Abstract: An integrated circuit includes, in one example, an active memory cell array and a passive variable resistance memory cell array positioned above the active memory cell array, such as in upper layers of the integrated circuit. The active memory cell array and the passive variable resistance memory cell array share one or more components of memory control logic such as address decode logic, data read logic and/or data write logic. As such, a type of active memory and passive variable resistance memory hybrid structure shares memory control logic such as word line drivers, bit line drivers and read logic. The active memory cell array and passive variable resistance memory cell array overlap reducing integrated circuit die size, improving power reduction and reducing costs by sharing peripheral circuits.Type: ApplicationFiled: September 28, 2012Publication date: April 4, 2013Applicant: Advanced Micro Devices, Inc.Inventor: Advanced Micro Devices, Inc.
-
Patent number: 8395634Abstract: An information processing apparatus for encoding image data, includes a filter unit for performing a filtering operation on the image data in a layer fashion to generate a plurality of subbands including coefficient data segmented on a per frequency band basis, an intermediate data storage unit for storing intermediate data generated in the middle of the filtering operation of the filter unit, a coefficient storage unit for storing the coefficient data generated in the filtering operation of the filter unit, and a coefficient rearranging unit for performing a rearranging operation to rearrange the coefficient data stored on the coefficient storage unit so that the coefficient data is output in a predetermined order. The intermediate data storage unit writes and reads data thereon at a speed higher than the coefficient storage unit and being smaller in storage capacity than the coefficient storage unit.Type: GrantFiled: April 29, 2008Date of Patent: March 12, 2013Assignee: Sony CorporationInventors: Katsutoshi Ando, Takahiro Fukuhara
-
Patent number: 8390618Abstract: A technique to improve ray tracing performance. In one embodiment, polygons not intersecting a specially created frustum are excluded from further ray-triangle tests, thereby enabling more efficient traversal of an acceleration structure corresponding to the given scene.Type: GrantFiled: March 3, 2008Date of Patent: March 5, 2013Assignee: Intel CorporationInventor: Alexander Reshetov
-
Patent number: 8384952Abstract: A compression process and apparatus includes: generating a background layer by extracting a text region from an input image and removing at least the text region from the input image; extracting a background region corresponding to a color characteristic from a background layer; recording coordinate values of the background region extracted; and storing the background region in a form in accordance with the color characteristic of the background region extracted. Further, a data storage section stores a local background and a page background as information including the background color estimated and the coordinate values of the background region including the background color, each of which local background and page background are included in the background layer. This configuration makes it possible to improve a compression efficiency and image quality.Type: GrantFiled: June 23, 2009Date of Patent: February 26, 2013Assignee: Sharp Kabushiki KaishaInventor: Makoto Hayasaki
-
Patent number: 8373721Abstract: In a method of realism assessment of an image composite, the foreground and the background are transformed into a color space, such as YCbCr, followed by projecting the foreground and the background to a subspace represented by the axes representing chromatic information. The image composite is assessed in the projected subspace, according to linearity of color distributions of the foreground/the background, or according to distance between the color distributions of the foreground/the background and a center of the transformed color space.Type: GrantFiled: December 14, 2009Date of Patent: February 12, 2013Assignee: National Taiwan UniversityInventors: Bing-Yi Wong, Homer H. Chen, Chia-Kai Liang, Tai-Hsu Lin
-
Patent number: 8351714Abstract: An image processing apparatus includes: a reference-based coding unit that encodes image information for an image partition having a predefined size by referring to image information for another image partition; an independently coding unit that encodes the image information for the image partition independently of any other image partition; and a bounds defining unit that defines bounds of reference to be made by the reference-based coding unit.Type: GrantFiled: March 20, 2008Date of Patent: January 8, 2013Assignee: Fuji Xerox Co., Ltd.Inventors: Tomoki Taniguchi, Taro Yokose
-
Publication number: 20120327097Abstract: The present disclosure includes techniques for storing indexed values that may increase computing performance. In one example, a method includes receiving a request to store an input value in a data structure. The method also includes determining the input value is not represented by an index value of the first group of index values, generating an index value that represents the input value, and determining the generated index value is not included in the first group of representations. The method also includes generating a second group of index values wherein a first size of index values of the first group is different than a second size of index values of the second group. The method also includes modifying a storage capacity of the data structure to store the index values of the second group of the second size and storing the second group of index values in the data structure.Type: ApplicationFiled: June 24, 2011Publication date: December 27, 2012Applicant: International Business Machines CorporationInventors: Mohammed Mostafa, Graham A. Watts
-
Patent number: 8314808Abstract: An electronic system, an integrated circuit and a method for display are disclosed. The electronic system contains a first device, a memory and a video/audio compression/decompression device such as a decoder/encoder. The electronic system is configured to allow the first device and the video/audio compression/decompression device to share the memory. The electronic system may be included in a computer in which case the memory is a main memory. Memory access is accomplished by one or more memory interfaces, direct coupling of the memory to a bus, or direct coupling of the first device and decoder/encoder to a bus. An arbiter selectively provides access for the first device and/or the decoder/encoder to the memory based on priority. The arbiter may be monolithically integrated into a memory interface. The decoder may be a video decoder configured to comply with the MPEG-2 standard. The memory may store predicted images obtained from a preceding image.Type: GrantFiled: September 21, 2011Date of Patent: November 20, 2012Assignee: STMicroelectronics, Inc.Inventors: Jefferson Eugene Owen, Raul Zegers Diaz, Osvaldo Colavin
-
Patent number: 8311393Abstract: The motion picture image print apparatus extracts a plurality of frames from recorded motion picture data for printing, the apparatus enabling the range of loaded images to be determined from images reproduced on a screen, not from the results of measurement of time, thus allowing a desired print to be more easily obtained. An operator reads motion picture image data recorded on a recording medium. The operator then sets a layout of a print output and the number of image frames in the print output to display a list of motion picture image files on a list screen, thereby selecting motion picture image file to be printed. The operator then depresses a motion picture control button to reproduce the selected motion picture image file in the check area. While viewing the reproduced images, the operator sets at least either a print starting image or a print ending image by depressing a “From” button or a “To” button, respectively.Type: GrantFiled: May 29, 2003Date of Patent: November 13, 2012Assignee: FUJIFILM CorporationInventor: Yoshiki Kawaoka
-
Patent number: RE45052Abstract: A file for storing digital data with high compression rate stores digital data for video and audio signals in multiple streams interleaved with each other. Each track has a stream descriptor list and a stream data list. The stream descriptor list includes a stream header chunk, a stream format chunk, and a stream name chunk. For a video stream, the stream descriptor list also includes a stream header data chunk if the video stream is under digital rights management (DRM) protection. The file format is compatible with high level data compressing algorithms, such as MPEG-4, which provide data compression ratio about six to ten times higher than a standard DVD format.Type: GrantFiled: April 14, 2011Date of Patent: July 29, 2014Assignee: Sonic IP, Inc.Inventor: Adam Li