Plural Address Generators Patents (Class 345/573)
-
Patent number: 10803548Abstract: Embodiments described herein provide techniques to disaggregate an architecture of a system on a chip integrated circuit into multiple distinct chiplets that can be packaged onto a common chassis. In one embodiment, a graphics processing unit or parallel processor is composed from diverse silicon chiplets that are separately manufactured. A chiplet is an at least partially packaged integrated circuit that includes distinct units of logic that can be assembled with other chiplets into a larger package. A diverse set of chiplets with different IP core logic can be assembled into a single device.Type: GrantFiled: March 15, 2019Date of Patent: October 13, 2020Assignee: Intel CorporationInventors: Naveen Matam, Lance Cheney, Eric Finley, Varghese George, Sanjeev Jahagirdar, Altug Koker, Josh Mastronarde, Iqbal Rajwani, Lakshminarayanan Striramassarma, Melaku Teshome, Vikranth Vemulapalli, Binoj Xavier
-
Patent number: 10311307Abstract: Methods and apparatus for processing video feed metadata for respective video feeds and controlling an indicator for at least one the video feeds on a video wall. The video stream indicator can allow a viewer of the video wall to reduce the likelihood of missing an event of interest in the video feeds.Type: GrantFiled: June 23, 2015Date of Patent: June 4, 2019Assignee: RAYTHEON COMPANYInventors: Susan N. Gottschlich, Brian Stone, Raimund Merkert, William Lawrence Gerecke, III
-
Patent number: 8723878Abstract: A graphics memory device includes a memory array configured to store data for a display device comprising b*y rows by a*x columns of pixels, where b>a. The memory array is arranged in a*y rows by b*x columns of memory locations. Each memory location is adapted to store n-bit image data for one of the pixels of the display device. A memory location remapping circuit is adapted to map image data stored in the b*x columns of memory locations in the memory device to the a*x columns of the display device.Type: GrantFiled: March 9, 2007Date of Patent: May 13, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jongkon Bae, Kyuyoung Chung
-
Patent number: 8493400Abstract: A memory device includes: a memory cell array which stores two-dimensionally arranged data in a plurality of memory unit regions selected by an address; an internal address control unit which generates an internal address which selects a memory unit region according to an external address; and a decoder which decodes the internal address and selects a memory unit region. The plurality of memory unit regions store data arranged in a first direction from among two-dimensionally arranged data according to a least-significant bit group of the internal address and store data arranged in a second direction from among the two-dimensionally arranged data according to a most-significant bit group of the address. The internal address control unit successively generates an internal address corresponding to the scan direction according to a scan direction control signal which controls a plurality of scan directions including at least an oblique direction of the two-dimensionally arranged data.Type: GrantFiled: December 29, 2010Date of Patent: July 23, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Takahiko Sato
-
Patent number: 8022946Abstract: A wipe pattern generation apparatus that can generate wipe patterns of various shapes at high speed and moreover can be miniaturized. is provided.Type: GrantFiled: November 2, 2006Date of Patent: September 20, 2011Assignee: Panasonic CorporationInventors: Kazuhiro Tsubota, Hiroyuki Izumi
-
Patent number: 7859541Abstract: A graphics system utilizes page table entries to provide information on the storage format used to store graphics data. The page table entries, in turn, may be used for address translation. Exemplary kinds of storage format information include compression mode, a packing mode for storing Z data in tiles or color data in tiles, and a mode for allocating tile data among partitions in a partitioned memory.Type: GrantFiled: June 5, 2009Date of Patent: December 28, 2010Assignee: NVIDIA CorporationInventors: John S. Montrym, David B. Glasco, Steven E. Molnar
-
Patent number: 7742523Abstract: A video encoder (70) for coding moving pictures comprising a buffer (16c) with a plurality of memory areas capable of storing frames composed of top fields and bottom fields, a motion estimation unit (19) operable to code, field by field, inputted pictures performing moving estimation and moving compensation by referring, field by field, to the picture data stored in a memory area, a motion compensation unit (16d), a subtractor (11), a transformation unit (13) and a quantization unit (14), a memory management unit (71) operable to manage, frame by frame, a plurality of memory areas, an inverse quantization unit (16a) and inverse discrete cosine transform unit (16b) operable to decode picture data in coded fields and store the picture data in the decoded field in any of the plurality of memory areas under the management by the memory management unit (71).Type: GrantFiled: October 25, 2007Date of Patent: June 22, 2010Assignee: Panasonic CorporationInventors: Martin Schlockermann, Bernhard Schuur, Shinya Kadono
-
Patent number: 7545382Abstract: A graphics system utilizes page table entries to provide information on the storage format used to store graphics data. The page table entries, in turn, may be used for address translation. Exemplary kinds of storage format information include compression mode, a packing mode for storing Z data in tiles or color data in tiles, and a mode for allocating tile data among partitions in a partitioned memory.Type: GrantFiled: March 29, 2006Date of Patent: June 9, 2009Assignee: NVIDIA CorporationInventors: John S. Montrym, David B. Glasco, Steven E. Molnar
-
Publication number: 20080186321Abstract: A system on chip (Soc) includes a system bus, a plurality of sub-systems, an image processing logic block, an image memory interface and an image processing memory block. The sub-systems are respectively connected to the system bus. The image processing logic block is connected to the system bus. The image processing logic block performs an image processing. The image processing logic block is included in a first power domain. The image memory interface is connected to the system bus and the image processing logic block. The image processing memory block is connected to the image memory interface. The image processing memory block is used for the image processing. The image memory interface and the image processing memory block are included in a second power domain different from the first power domain.Type: ApplicationFiled: January 31, 2008Publication date: August 7, 2008Inventors: Sun-hee Park, Shin-Chan Kang
-
Publication number: 20080049038Abstract: A graphics memory device includes a memory array configured to store data for a display device comprising b*y rows by a*x columns of pixels, where b>a. The memory array is arranged in a*y rows by b*x columns of memory locations. Each memory location is adapted to store n-bit image data for one of the pixels of the display device. A memory location remapping circuit is adapted to map image data stored in the b*x columns of memory locations in the memory device to the a*x columns of the display device.Type: ApplicationFiled: March 9, 2007Publication date: February 28, 2008Inventors: Jongkon Bae, Kyuyoung Chung
-
Patent number: 7173629Abstract: A memory control unit adjusts and sets the address of an image data area in the memory space of a memory and the address of a window area adjacent to the memory area, using a memory controller. The memory control unit stores data, other than image data that is supplied, at a specified address location and, when a control signal is sent to the memory, reads out the image data, including data stored in the window area, from the memory. The data that is read out from the window area is inserted into a predetermined position during a blanking period.Type: GrantFiled: March 21, 2001Date of Patent: February 6, 2007Assignee: Fuji Photo Film Co., Ltd.Inventor: Masanari Asano
-
Patent number: 7088371Abstract: Disclosed is an image signal processor for use in an image processing system. The image signal processor includes a local memory to store data and a memory command handler having a plurality of memory address generators. Each memory address generator generates a memory address to the local memory and interprets a command to perform an operation on the data of the local memory located at the memory address to aid in image processing tasks.Type: GrantFiled: June 27, 2003Date of Patent: August 8, 2006Assignee: Intel CorporationInventor: Louis A. Lippincott
-
Patent number: 7035991Abstract: A surface computer includes an address generator for generating an address for adjusting surface region data concerning at least a storage region and a concurrent computer, provided at a subsequent stage of the address generator, having a plurality of unit computers.Type: GrantFiled: October 2, 2003Date of Patent: April 25, 2006Assignee: Sony Computer Entertainment Inc.Inventor: Akio Ohba
-
Patent number: 6727905Abstract: An image data processing apparatus capable of performing processing at a high speed comprising a DRAM for storing display data including a plurality of first pixel data respectively indicating colors of a plurality of pixels arranged in a matrix and able to be simultaneously written with a plurality of first pixel data. Memory controllers are provided with a plurality of pixel data generation circuits provided corresponding to the plurality of first pixel data to be simultaneously written for performing color blending using the second pixel data and the third pixel data for blending a color indicated by corresponding second pixel data and a color indicated by third pixel data stored in the write address by a predetermined blending ratio to generate a new color so as to generate the first pixel data indicating the new color.Type: GrantFiled: August 14, 2000Date of Patent: April 27, 2004Assignee: Sony CorporationInventor: Atsushi Narita
-
Patent number: 6580432Abstract: A FIFO memory device, FIFO control method and graphics processing system are disclosed which incorporate spread-spectrum EMI compensation. In one embodiment, a FIFO memory device and method includes generating a spread-spectrum adjustment signal for a spread-spectrum FIFO based on an address offset associated with a read and write address associated with a spread-spectrum FIFO. The method includes adjusting the spread-spectrum clock signal in response to the spread-spectrum adjustment signal based on the address offset associated with the read and write address. A spread-spectrum FIFO receives data from a data source, such as a graphics data source, which may include a memory such as a RAMDAC. The data can be provided by a display engine or other suitable information provider.Type: GrantFiled: January 14, 2000Date of Patent: June 17, 2003Assignee: ATI International SRLInventors: Charles Y. W. Leung, Minghua Zhu, David Y. K. Ho, David Chih
-
Patent number: 6509901Abstract: An image generating apparatus which includes a frame buffer having a drawing port and a display port for display and including a drawing area containing a graphic image data and a base picture area containing a base picture data, and a graphics drawing circuit, wherein the graphics drawing circuit generates a read address for reading reference data during a blanking period of a video signal, the reference background data is read out from the drawing area in the frame buffer, and the reference base picture data is read from the base picture area in the same buffer, both of which are outputted from the display port during the above blanking period are then transferred to the graphics drawing circuit which uses the above reference data for processing in translucent graphics drawing process.Type: GrantFiled: August 9, 1999Date of Patent: January 21, 2003Assignee: Namco LimitedInventor: Katsuhiro Miura
-
Patent number: 6486885Abstract: A memory device for storing a sequential image data in succession and outputting the stored image data is provided. The memory device comprises a memory unit comprising N memory blocks, each memory blocks being capable of individual serving, a write address generator for generating a write address signal to write into the memory unit and a read address generator for generating a read address signal to read from the memory unit. The memory unit further comprises a controller for controlling the write address signal and the read address signal so that each start address for writing and reading for each image data is shifted as unit of the memory block and the writing and reading operation are not simultaneously performed to same memory block, each image data having a size being equivalent to one of M blocks (M<N).Type: GrantFiled: November 15, 2001Date of Patent: November 26, 2002Assignee: Sony CorporationInventors: Akihiro Okumura, Tetsujiro Kondo
-
Publication number: 20020054045Abstract: A memory device for storing a sequential image data in succession and outputting the stored image data is provided. The memory device comprises a memory unit comprising N memory blocks, each memory blocks being capable of individual serving, a write address generator for generating a write address signal to write into the memory unit and a read address generator for generating a read address signal to read from the memory unit. The memory unit further comprises a controller for controlling the write address signal and the read address signal so that each start address for writing and reading for each image data is shifted as unit of the memory block and the writing and reading operation are not simultaneously performed to same memory block, each image data having a size being equivalent to one of M blocks (M<N).Type: ApplicationFiled: November 15, 2001Publication date: May 9, 2002Applicant: SONY CORPORATIONInventors: Akihiro Okumura, Tetsujiro Kondo
-
Patent number: 6366287Abstract: A display device is disclosed that includes a cache memory consisting of memory segments, each memory segment being capable of storing an image fragment. A video generator is driven by a video cache reader, which builds up a screen image from complete or partial image fragments stored in the memory segments. By means of hardware counters and registers the address of an image point in the cache memory is derived from the address of the image point read in last. As a result of this, the screen image can be built up very rapidly, so that no special screen memory is required and the amount of data to be transferred is reduced.Type: GrantFiled: January 28, 1999Date of Patent: April 2, 2002Assignee: U.S. Philips CorporationInventor: Henricus A. G. Van Vugt