Digital Patents (Class 348/720)
  • Patent number: 5999231
    Abstract: A processing device for video signals has a memory device suitable to store discrete image elements of a video field and a filtering device supplied by the memory device and suitable to recover errors introduced by the memory device. The filtering device includes a filter, noise detector means, and soft-switch means. The filter has an input supplied with digital signals representative of values of a plurality of discrete image elements and comprises an image element to be examined and neighboring image elements. The discrete image elements is stored in the memory device, and an output supplying digital signals representative of a filtered value of the image element to be examined. The noise detector means operating on fuzzy-logic rules has an input supplied with the digital signals representative of the plurality of values of the image elements and an output supplying a weight signal representative of a degree of erroneousness of the discrete image element to be examined.
    Type: Grant
    Filed: March 3, 1997
    Date of Patent: December 7, 1999
    Assignee: STMicroelectronics S.r.l.
    Inventors: Massimo Mancuso, Rinaldo Poluzzi
  • Patent number: 5995147
    Abstract: A receiving process is realized with a simple configuration when a plurality of sources such as in the television broadcasting or the like are transmitted efficiently at the same time. A plurality of transmission bands are prepared each including a predetermined number of subcarriers arranged at a predetermined frequency interval. The signal of each transmission band is delimited at a predetermined time interval to form a time slot. For transmitting a plurality of data A to P, after individual data are transmitted during a predetermined time slot period using a predetermined transmission band, the transmission band is switched to the separate transmission band and the particular individual data is transmitted during a predetermined time slot period. The receiving band is switched at the receiving side in an interlinked relation with the switching of the transmission band for transmitting the desired data.
    Type: Grant
    Filed: August 13, 1997
    Date of Patent: November 30, 1999
    Assignee: Sony Corporation
    Inventor: Mitsuhiro Suzuki
  • Patent number: 5995168
    Abstract: A video receiver includes a tuner, a QAM demodulator including a selective gated PLL carrier recovery circuit, and a digital equalizer. The selective gated PLL carrier recovery circuit has a normal operation mode and a selection control mode. The channel changing of the tuner is performed after the selective gated PLL carrier recovery circuit is set to the selection control mode and the digital equalizer is held at its current state.
    Type: Grant
    Filed: January 30, 1997
    Date of Patent: November 30, 1999
    Assignee: NEC Corporation
    Inventor: Manabu Yagi
  • Patent number: 5966188
    Abstract: A radio receiver uses the same tuner for receiving a selected digital television (DTV) signal, irrespective of whether it is a quadrature-amplitude-modulation (QAM) or a vestigial sideband (VSB) signal. The final IF signal is digitized at a rate that is a multiple of both the symbol frequencies of the QAM and VSB signals, for synchrodyning to baseband. The carrier frequencies of the QAM and VSB final IF signals are regulated to be submultiples of the multiple of both the symbol frequencies of the QAM and VSB signals by applying automatic frequency and phase control (AFPC) signals developed in the digital circuitry to a local oscillator of the tuner. Baseband DTV signals obtained by synchrodyning the final IF signals have a sample rate higher than symbol rate to facilitate symbol synchronization. The baseband DTV signals are decimated to symbol rate before performing channel equalization to reduce the number of multipliers required in the channel equalization filter.
    Type: Grant
    Filed: February 11, 1998
    Date of Patent: October 12, 1999
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Chandrakant B. Patel, Allen LeRoy Limberg
  • Patent number: 5909254
    Abstract: A method and apparatus for increasing the processing speed or decreasing circuit complexity (or both) of a digital image processor by eliminating the conventional multiplication operation from the RGB to YUV and YUV to RGB transforms having NTSC compatible equation coefficients. In particular, the change of color-basis matrix for converting RGB data to obtain YUV data is factored into a scale factor and a coefficient matrix. The coefficient matrix contains coefficients such that its product with the RGB input vector can be performed using only seven binary additions and five shift operations. This process effectively removes the conventional multiplication operations from the RGB to YUV conversion. The scale factor is conveniently absorbed into the quantization of the YUV data before transmission. The quantization process includes a multiplication already and the two multiplication steps are folded into one step.
    Type: Grant
    Filed: September 8, 1993
    Date of Patent: June 1, 1999
    Assignee: International Business Machines Corporation
    Inventors: Ephraim Feig, Elliot Linzer
  • Patent number: 5903313
    Abstract: A method of adaptively performing motion compensation in a video processing apparatus is provided. The video processing apparatus processes macroblocks of compressed video information. Some of these macroblocks have motion vectors associated therewith. The method is conveniently implemented on a general purpose computer in one embodiment. In accordance with the disclosed method, the performance of the processor in the computer is monitored and a measurement of this performance is made. A threshold dependent on the measured processor performance is then set. For those macroblocks which have motion vectors associated therewith, the magnitude of the motion vector is determined. If the magnitude of the motion vector of a particular macroblock exceeds the threshold, then motion compensation is performed on that macroblock. However, if the magnitude of the motion vectors or motion vectors associated with a particular macroblock do not exceed the threshold, then no motion compensation is performed.
    Type: Grant
    Filed: April 18, 1995
    Date of Patent: May 11, 1999
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Michael R. Tucker, Geoffrey S. Strongin, Yi Liu
  • Patent number: 5872565
    Abstract: A video processing system includes but structure, signal flow, and components to process and combine audio and video signals with improved power, cost-effectiveness, and flexibility. The system includes one or more input modules to convert input video signals to a predetermined format. A router routes converted video signals to selected ones of upstream processing cards, which perform video processing such as digital video effects, frame synchronization, non-linear editing, cascading, filtering, and the like. Signals from the upstream processing cards are directed to a switcher, which selectively mixes the upstream-processed signals. A switcher preview module may be provided to intermediately view signals provided by the switcher. The switcher is also attached to a series of downstream video processing cards, which may insert logos, add overlaying, and other suitable post-mixing functions.
    Type: Grant
    Filed: November 26, 1996
    Date of Patent: February 16, 1999
    Assignee: Play, Inc.
    Inventors: Paul E. Greaves, John F. Weber, David E. Porter, Michael Richard Young Moore
  • Patent number: 5841478
    Abstract: An adaptive trellis decoder seamlessly switches between multiple operational modes. The trellis decoder employs a code sequence detection system that detects codes in input interleaved packet data. The code sequence detection system also reduces the delay (latency) between the input of encoded data and the output of decoded data. The code sequence detection system processes video data in the form of groups of interleaved trellis encoded data packets and includes a traceback network that identifies a sequence of antecedent trellis states, in accordance with a state transition trellis. The traceback network identifies the antecedent states for collocated interleaved packets in response to decision data associated with trellis state transitions. Output trellis decoded data is provided in response to the identified sequence of antecedent trellis states. The decoder can also provide a plurality of trellis decoded data sequences.
    Type: Grant
    Filed: April 9, 1996
    Date of Patent: November 24, 1998
    Assignee: Thomson multimedia, S.A.
    Inventors: Keren Hu, William Wei-Lian Lin, Maurice David Caldwell
  • Patent number: 5818542
    Abstract: Image data is processed in the form of digitized frames on a video clip. A first clip is received in combination with a second clip. Frames are alternately supplied from each of said clips to a real time rendering device configured to produce a viewable composited clip at video rate. By making use of a rendering engine primarily designed for rendering synthesized images, it is possible to view many video effects, such as dissolves and wipes, in real time.
    Type: Grant
    Filed: April 10, 1996
    Date of Patent: October 6, 1998
    Assignee: Discreet Logic, Inc.
    Inventor: Stephane Robert Harnois
  • Patent number: 5805242
    Abstract: A television signal receiver for processing an HDTV signal transmitted in a vestigial sideband (VSB) format includes input complex filters shared by a timing recovery network (30) and a carrier recovery network (50). The filter network includes a pair of upper and lower band edge filters (20, 22) mirror imaged around the upper and lower band edges of the VSB signal for producing suppressed subcarrier AM output signals. The timing recovery network includes a phase detector (28, 38, 62) and responds to an AM signal derived from the two filters (via 26) for synchronizing a system clock (CLK). The carrier recovery network (50) also includes a phase detector (54, 60, 62, 64), and responds to outputs from one or both of the filters for producing an output error signal (.DELTA.) representing a phase/frequency offset of the VSB signal. The error signal is used to reduce or eliminate the offset to produce a recovered baseband or near baseband signal.
    Type: Grant
    Filed: September 6, 1996
    Date of Patent: September 8, 1998
    Assignee: Thomson Consumer Electronics, Inc.
    Inventors: Christopher Hugh Strolle, Steven Todd Jaffe
  • Patent number: 5793445
    Abstract: The present invention relates to a video display processor comprised apparatus for receiving digital input signal components of a signal to be displayed, apparatus for converting the components to a desired format, apparatus for scaling and blending the signals in the desired format, apparatus for outputting the scaled and blended signals for display or further processing, and an arbiter and local timing apparatus for controlling the apparatus substantially independently of a host CPU.
    Type: Grant
    Filed: June 20, 1996
    Date of Patent: August 11, 1998
    Assignee: ATI Technologies Inc.
    Inventors: Sanford S. Lum, Keping Chen, Samuel L. C. Wong, Dwayne R. Bennett, Michael A. Alford
  • Patent number: 5790556
    Abstract: A video signal is supplied from a digital VTR 1 and is encoded by an MPEG encoder 8. The encoded video signal is recorded as a compressed video signal in an HDD 9. A plurality of compressed video signals are recorded in the HDD 9 and addresses of the compressed video signals are stored in a controller 6. MPEG decoders 12 and 14 decode the compressed video signals which are read out from the HDD 9. After a video signal processing apparatus 3 executes an editing process on the decoded video signals, a synthesized video signal is supplied to a digital VTR 10 through a switch 7. The synthesized video signal recorded in the digital VTR 10 is supplied to the video signal processing apparatus 3 for further processing through a switch 13 without being decoded.
    Type: Grant
    Filed: June 2, 1995
    Date of Patent: August 4, 1998
    Assignee: Sony Corporation
    Inventor: Akihiko Matsumoto
  • Patent number: 5774192
    Abstract: Input image data and audio data divided into a plurality of portions are continuously recorded in a solid-state memory. When the audio data is to be reproduced in units of the portions, a reproducing start address of each portion of the audio data is changed in an order different from that in recording, thereby reproducing the audio data. The image data is divided into a plurality of portions corresponding to the plurality of portions of the audio data. The image data is reproduced in units of the portions. At this time, the reproducing start address of each portion of the image data is changed in an order different from that in recording, thereby reproducing the image data. With this arrangement, even when the image and audio data are reproduced in an order different from that in recording, the reproduced audio data can be confirmed.
    Type: Grant
    Filed: October 2, 1995
    Date of Patent: June 30, 1998
    Assignee: Canon Kabushiki Kaisha
    Inventor: Shinichi Koyama
  • Patent number: 5768537
    Abstract: A scalable architecture MPEG2 compliant digital video encoder system having an I-frame only video encoder module with a Discrete Cosine Transform processor, a quantization unit, a variable length encoder, a FIFO buffer, and a compressed store interface, for generating an I-frame containing bitstream. For IPB bitstreams the system includes a second processor element with a reference memory interface, motion estimation and compensation capability, inverse quantization, and inverse discrete cosine transformation, and motion compensation means; and at least one third processor element motion estimation. The system can be in the form of a single integrated circuit chip, or a plurality of integrated circuit chips, that is one for each processor, the I-frame video encoder module, the second processor element, and the third processor element. There can be one or more of the third processor units.
    Type: Grant
    Filed: February 22, 1996
    Date of Patent: June 16, 1998
    Assignee: International Business Machines Corporation
    Inventors: Adrian Stephen Butter, John Mark Kaczmarczyk, Agnes Yee Ngai, Robert J. Yagley
  • Patent number: 5740092
    Abstract: In order to establish connections of plural arithmetic units capable of performing basic functions such as filtering in various connection ways, a bus switch is provided which has a plurality of input data lines connected with output terminals of the arithmetic units, at least one external input data line, a plurality of output data lines connected with input terminals of the arithmetic units, and at least one external output data line. In addition, two register sets are provided which hold arithmetic control information designating contents of processes to be performed by the arithmetic units and connection control information designating connection ways within the bus switch. Depending on the broadcasting system, information held by one of the register sets and information held by the other are updated, and, according to a process algorithm, either one of the two register sets is selected.
    Type: Grant
    Filed: September 1, 1994
    Date of Patent: April 14, 1998
    Assignee: Matsushita Electric Industrial Co., Ltd.
    Inventors: Jiro Miyake, Tamotsu Nishiyama, Katsuya Hasegawa, Kazuki Ninomiya
  • Patent number: 5739873
    Abstract: As processing a digital information signal (a digital video signal etc), the improvement in the accuracy of the signal process can be made by integrating the time region process and the frequency region process. An input digital video signal is supplied to a DCT circuit 3. The DCT circuit 3 converts the input video digital signal into coefficient data. A categorizing circuit 5 separates a flat component 6a and an impulse component 6b in a frequency region from the input signal. The flat component 6a is supplied to an inverse DCT circuit 7. The inverse DCT circuit 7 converts the input signal into a signal on a time axis. A class categorizing adaptive processing circuit 9 compensates a resolution in a time region. The impulse component 6a is supplied to a gain converting circuit 10. The gain converting circuit 10 compensates the high band in a frequency region. The output signal of the gain converting circuit 10 is supplied to an inverse DCT circuit 11.
    Type: Grant
    Filed: March 7, 1996
    Date of Patent: April 14, 1998
    Assignee: Sony Corporation
    Inventor: Tetsujiro Kondo
  • Patent number: 5732164
    Abstract: Processing a moving image such that, after an input video signal is supplied to an image inputter, the image inputter time-divisionally converts the input video signal to a digital signal and outputs a control signal such as a vertical synchronous signal. A multiplexer reads image data converted by the image inputter into the digital signal and stores them into a plurality of temporary storers unique for frames according to the control signal from the image inputter. The plurality of temporary storers are respectively connected with a plurality of processor elements which process the memory contents of the plurality of temporary storers and re-store the processing results back in the plurality of temporary storers. A multiplexer sequentially retrieves the memory contents from the plurality of temporary storers, and has an image outputter for converting a digital signal to a video signal output them.
    Type: Grant
    Filed: November 16, 1994
    Date of Patent: March 24, 1998
    Assignee: Fujitsu Limited
    Inventors: Naohisa Kawaguchi, Yasuhiro Iijima, Kazumi Saito
  • Patent number: 5729296
    Abstract: A television signal format converter is provided for converting without loss of picture information a television format to or from a given recorder/player format. An interface converts between RGB and luminance/chrominance inputs and between analog and digital inputs. The interface couples a source television format to a plurality of pairs of memories. A clock and control circuit controls addressing of the memories for reading and writing so that conversion is performed with an improved luminance signal-to-noise ratio between a source television format and the format required for a given high definition digital video tape recorder or any other comparable recorder.
    Type: Grant
    Filed: June 7, 1995
    Date of Patent: March 17, 1998
    Assignee: Advanced Television Test Center
    Inventor: Charles W. Rhodes
  • Patent number: 5696559
    Abstract: This invention relates to a device for correcting DC of a HDTV, which can correct DC(Direct Current) that is liable to cause in mixers, base band amplifiers and ADC(Analog/Digital Converter) for a HDTV receiver. The device includes a non-interference DC detector for detecting DC from digital signals of an I channel and a Q channel applied under non-interference conditions in which an IF signal input has been cut off. An interference DC detector for detecting DC from the digital signals of an I channel and a Q channel applied at every field according to data field synchronization signal applied from outside. A selection part for selecting either one of the DC values received from the non-interference DC detector and the interference DC dectector. And, a D/A conversion part for D/A conversion of the DC value received from the selection part. Whereby, the DC value varying with time can be corrected by using field synchronization data and without turning the switch of IF terminal off.
    Type: Grant
    Filed: January 11, 1995
    Date of Patent: December 9, 1997
    Assignee: Goldstar Co., Ltd.
    Inventor: Dae Jin Kim
  • Patent number: 5675387
    Abstract: Pixel data is stored and subsequently read from a random access memory of a video decompression processor in a manner that reduces the number of times different rows of the RAM must be addressed in order to retrieve portions of the pixel data therefrom. Pixel data from a video frame is stored in the RAM as a plurality of pages. Each page substantially fills a different row of the RAM and corresponds to a different section of the video frame. A motion vector is decoded to determine the location of a prediction area within the video frame. In the event that the prediction area encompasses more than one of the pages of the video frame, the pixel data is retrieved one page at a time, minimizing the number of row changes required when addressing the RAM to retrieve the data.
    Type: Grant
    Filed: July 25, 1996
    Date of Patent: October 7, 1997
    Assignee: General Instrument Corporation of Delaware
    Inventors: Chris Hoogenboom, Bao Vuong
  • Patent number: 5675832
    Abstract: It is an object of the present invention to restrict EMI radiation at a specific frequency by inserting a delay time that is effective for that frequency. The feature of the present invention is to provide a delay generator that can selectively alter delay times. The delay generator comprises: delay means, which is connected to a plurality of data input lines, and which has a plurality of delay paths for the generation of a plurality of alternative delay times; a register for storing a digital value of pre-determined bit; and selection means for selecting one of the delay paths in consonance with the digital value and for providing the selected delay path for the signal lines.
    Type: Grant
    Filed: March 28, 1995
    Date of Patent: October 7, 1997
    Assignee: International Business Machines Corporation
    Inventors: Shinichi Ikami, Takeshi Asano
  • Patent number: 5671020
    Abstract: A data register for providing data values to an n-element parallel processing array includes a memory buffer having first and second memory modules, where each module includes n columns of data values. An address decoder receives an address for accessing n data values at a time from the memory modules and asserts address values to access corresponding rows of the first and second memory modules. Select logic selects between respective columns of the first and second memory modules to retrieve the desired data values according to a predetermined order. A shift network reorders the retrieved data values, if necessary, to place them in the proper order for the processing array. The address decoder provides a select value to the select logic and a shift value to the shift network for each cycle. For purposes of horizontal decimation, the pixel values are organized into an even and an odd group, which groups are stored in the memory buffer in two separate regions separated by an address offset K.
    Type: Grant
    Filed: October 12, 1995
    Date of Patent: September 23, 1997
    Assignee: LSI Logic Corporation
    Inventor: Patrick Y. Law
  • Patent number: 5613084
    Abstract: A filter selector generates a filter address value to select one of a number of frequency characteristics of a filter to resample a first data signal from a first segment of data in order to generate second sampled data signal in a second segment of data. The filter selector includes an adder which adds a resampling factor to a previous address value to generate a current address value if the previous address value is less than a comparator value and which subtracts the comparator value from the previous address value to generate the current address value if the previous address value is greater than or equal to the comparator value. The current address value is shifted by n bits, where n is an integer, to generate the filter address value.
    Type: Grant
    Filed: October 4, 1994
    Date of Patent: March 18, 1997
    Assignee: Panasonic Technologies, Inc.
    Inventors: Clarence J. Hau, Jerome D. Shields
  • Patent number: 5587746
    Abstract: An analog image signal is converted into a digital image signal which is in turn subjected to various types of processing procedures. The resulting digital image data is added to synchronizing data having the same range of data change as that of the image data to generate image data containing the synchronizing data. This image data is then converted into an analog image signal. An offset signal is applied to the analog image signal to adjust the voltage level of the synchronizing signal for obtaining an image signal containing a correct synchronizing signal.
    Type: Grant
    Filed: June 22, 1995
    Date of Patent: December 24, 1996
    Assignee: Sanyo Electric Co., Ltd.
    Inventor: Toshio Nakakuki
  • Patent number: 5555465
    Abstract: As processing a digital information signal (a digital video signal etc), the improvement in the accuracy of the signal process can be made by integrating the time region process and the frequency region process. An input digital video signal is supplied to a DCT circuit 3. The DCT circuit 3 converts the input video digital signal into coefficient data. A categorizing circuit 5 separates a flat component 6a and an impulse component 6b in a frequency region from the input signal. The flat component 6a is supplied to an inverse DCT circuit 7. The inverse DCT circuit 7 converts the input signal into a signal on a time axis. A class categorizing adaptive processing circuit 9 compensates a resolution in a time region. The impulse component 6a is supplied to a gain converting circuit 10. The gain converting circuit 10 compensates the high band in a frequency region. The output signal of the gain converting circuit 10 is supplied to an inverse DCT circuit 11.
    Type: Grant
    Filed: May 25, 1995
    Date of Patent: September 10, 1996
    Assignee: Sony Corporation
    Inventor: Tetsujiro Kondo
  • Patent number: 5438373
    Abstract: CRT control apparatus for use in high-resolution graphic display equipment of the type including a frame buffer having storage banks for storing digital signals representing the color intensities of red, green and blue colors of pixels on the CRT screen. The control apparatus is formed in a single MOS integrated-circuit (IC) chip which incorporates three multiplexers for the three 8-bit sets of color digital signals from the frame buffer. The 8-bit outputs of the multiplexers are directed to digital-signal-transformation devices which, in response to each 8-bit signal, produce a corresponding 10-bit signal incorporating the color-intensity information of the original 8-bit signal, and also incorporating a gamma correction factor for the particular intensity represented by the original 8-bit signal. The 10-bit signals are directed to 10-bit DACs, one for each color, to produce corresponding analog control signals for the corresponding electron guns of the CRT.
    Type: Grant
    Filed: June 18, 1993
    Date of Patent: August 1, 1995
    Assignee: Analog Devices, Inc.
    Inventor: Timothy J. Cummins
  • Patent number: 5434629
    Abstract: A processor comprises a plurality of parallel channels having an upstream end and a downstream end, Each channel comprises a video data bus for continuously transferring video data from the upstream end to the downstream end, a plurality of modules serially connected along the video data bus and a host computer connected to the downstream end of the plurality of channels for receiving the video data. Each module comprises a crossbar switch, a pixel processing element connected to the crossbar switch, a delay resource connected across the crossbar switch and a microprocessor operably integrated within each module for controlling the operation thereof. The microprocessors of each module are serially connected together for transmitting and undertaking commands. The host computer is also connected to the microprocessor of each module for issuing commands for controlling the operation of the processor.
    Type: Grant
    Filed: December 20, 1993
    Date of Patent: July 18, 1995
    Assignee: Focus Automation Systems Inc.
    Inventors: Eric C. Pearson, Ronald E. Strauss, David B. Merchant, Jacques S. Houde, Joseph D. Burjoski, Scott G. Lammers, Thomas P. Pawelko, Mark B. Wardell
  • Patent number: 5404176
    Abstract: The present invention relates to a method of enhancing a digital color video image comprised of separating a source pixel into individual component parts, for each component part, generating a random number having the same length as the corresponding component part, adding each random number to its corresponding component part to form resultant component parts, and combining the resultant component parts to form a destination pixel.
    Type: Grant
    Filed: September 10, 1993
    Date of Patent: April 4, 1995
    Assignee: ATI Technologies Inc.
    Inventor: Sanford S. Lum
  • Patent number: 5335019
    Abstract: Under one embodiment, a first and a second similarly constituted detector, and an OR gate coupled to the two detectors, are provided to a digital video system. The first detector detects quantization errors of numerically adjacent values in vertically adjacent pixels of a current frame. The second detector detects quantization errors of numerically adjacent values in horizontally adjacent pixels in the current frame. The OR gate is used to determine whether quantization errors of numerically adjacent values are detected in at least one of the two spatial dimensions of pixel adjacency in the current frame. In one variation of this embodiment, a potential quantization error lookup table that supports concurrent lookups for vertically and numerically adjacent quantization error detection as well as horizontally and numerically adjacent quantization error detection is used and shared between the two detectors.
    Type: Grant
    Filed: January 14, 1993
    Date of Patent: August 2, 1994
    Assignee: Sony Electronics, Inc.
    Inventors: William Herz, David Rossmere
  • Patent number: RE36026
    Abstract: A programmable device for storing digital video lines, being of a type intended for use in TV sets with digital frame scan features whereby a video line is sample coded in a digital signal, comprises at least one pair of memories each adapted to contain the code of one video line, and a bank of registers connected in series to one another and to each of the memories, at least one of the registers being fed, at its input terminals, with the digital signal to parallel the samples to be input to the memories.
    Type: Grant
    Filed: April 20, 1995
    Date of Patent: January 5, 1999
    Assignee: STMicroelectronics S.r.l.
    Inventors: Fabrizio Airoldi, Franco Cavallotti, Alessandro Cremonesi, Gian G. Rizzotto