Synchronizing The Sampling Time Of Digital Data Patents (Class 375/355)
-
Patent number: 11675728Abstract: Methods, systems, and apparatuses related to configured dual register clock driver (RCD) devices on a single memory subsystem using different configuration information are described. In some examples, configuration of the two RCD devices with different configuration information may include use of a serial data bus to receive and store first RCD configuration data, which is provided to both of the RCD devices to configure one or more parameters of each respective RCD device. One of the RCD devices may receive second configuration data via a command and address bus to independently update the one or more configuration parameters of one of the two RCD devices.Type: GrantFiled: June 28, 2021Date of Patent: June 13, 2023Assignee: Micron Technology, Inc.Inventors: Matthew B. Leslie, Timothy M. Hollis, Roy E. Greeff
-
Patent number: 11632185Abstract: A receiver convolutes each of a real component and an imaginary component of each polarization of a polarization-multiplexed reception signal with an impulse response for compensating for frequency characteristics of the receiver and a complex impulse response for wavelength dispersion compensation, and generates, as input signals, the convoluted real component and imaginary component of each polarization and phase conjugations thereof, for each polarization.Type: GrantFiled: January 31, 2020Date of Patent: April 18, 2023Assignee: NIPPON TELEGRAPH AND TELEPHONE CORPORATIONInventors: Takayuki Kobayashi, Masanori Nakamura, Fukutaro Hamaoka, Yutaka Miyamoto
-
Patent number: 11624781Abstract: A test and measurement device includes an input for receiving a test waveform from a Device Under Test (DUT), where the test waveform has a plurality of input level transitions, a selector structured to respectively and individually extract only those portions of the test waveform that match two or more predefined patterns of input level transitions of the test waveform, a noise compensator structured to individually determine and remove, for each of the extracted portions of the waveform, a component of a jitter measurement caused by random noise of the test and measurement device receiving the test waveform, a summer structured to produce a composite distribution of timing measurements with removed noise components from the extracted portions of the test waveform, and a jitter processor structured to determine a first noise-compensated jitter measurement of the DUT from the composite distribution. Methods of determining noise-compensated jitter measurements are also disclosed.Type: GrantFiled: March 15, 2022Date of Patent: April 11, 2023Assignee: Tektronix, Inc.Inventor: Mark L. Guenther
-
Patent number: 11619964Abstract: Methods for improving timing in memory devices are disclosed. A method may include sampling a command signal according to a clock signal to obtain standard-timing commands. The method may also include sampling the command signal according to an adjusted clock signal to obtain time-adjusted commands. The method may also include comparing the standard-timing commands and the time-adjusted commands. The method may also include determining an improved timing for the clock signal based on the comparison of the standard-timing commands and the time-adjusted commands. The method may also include adjusting the clock signal based on the improved timing. Associated systems and methods are also disclosed.Type: GrantFiled: July 26, 2021Date of Patent: April 4, 2023Assignee: Micron Technology, Inc.Inventors: Hyunui Lee, Won Joo Yun
-
Patent number: 11592786Abstract: A time-to-digital converter (TDC) includes a count logic and a digital core. The count logic generates a first sequence of counts representing a first sequence of edges of a first periodic signal, and a second sequence of counts representing a second sequence of edges of a second periodic signal. The digital core generates a sequence of outputs representing the phase differences between the first periodic signal and the second periodic signal from the first sequence of counts and the second sequence of counts. Each output is generated from a pair of successive edges of the first direction of one of the periodic signals and an individual one of the other periodic signal occurring between the pair, and the output is set equal to the minimum of difference of the individual one with the first value of the pair and the individual one with the second value of the pair.Type: GrantFiled: May 10, 2022Date of Patent: February 28, 2023Assignee: Shaoxing Yuanfang Semiconductor Co., Ltd.Inventors: Debasish Behera, Raja Prabhu J, Girisha Angadi Basavaraja, Nandakishore Palla, Manikanta Sakalabhaktula, Chandrashekar Bg, Sudarshan Varadarajan
-
Patent number: 11582018Abstract: A clock data calibration circuit including a first comparator, a multi-phase clock generator, a plurality of samplers, a plurality of data comparators and a data selector is provided. The first comparator compares first input data with second input data to generate a data signal. The multi-phase clock generator generates a plurality of clock signals, and the clock signals are divided into a plurality of clock groups. The sampler samples the data signal according to the clock groups to respectively generate a plurality of first sampled data signal groups. The data comparators respectively sample the first sampled data signal groups according to selected clocks to generate a plurality of second sampled data signal groups. Each data comparator generates a plurality of status flags according to a variation state of a plurality of second sampled data. The data selector generates a plurality of output data signals according to the status flags.Type: GrantFiled: August 4, 2021Date of Patent: February 14, 2023Assignee: Faraday Technology Corp.Inventors: Jing-Zhi Gao, Yu-Hsin Tseng, Yung-Sung Chang, Zhi-Xin Lin
-
Patent number: 11580048Abstract: Various aspects of the subject technology relate to systems, methods, and machine-readable media for DDR reference voltage training. The method includes receiving a data stream, the data stream including pulses generated from a reference voltage in relation to a voltage input logic low and a voltage input logic high of an input stream. The method also includes receiving a clock signal, the clock signal including an in-phase signal and a quadrature-phase signal, the in-phase signal orthogonal to the quadrature-phase signal. The method also includes utilizing the in-phase signal and the quadrature-phase signal of the clock signal in relation to the data stream to obtain a stream of in-phase samples and a stream of quadrature-phase samples. The method also includes adjusting the reference voltage based on a relationship of the stream of in-phase samples to the stream of quadrature-phase samples.Type: GrantFiled: March 18, 2019Date of Patent: February 14, 2023Inventors: Thomas E. Wilson, Scott Huss, Hari Anand Ravi, Sachin Ramesh Gugwad, Balbeer Singh Rathor
-
Patent number: 11567831Abstract: Methods, systems, and devices for generating a balanced codeword protected by an error correction code are described. A memory device receives data bits for storage. Based on the data bits, the memory device generates a codeword that includes the data bits, parity bits, and placeholder bits. The memory device balances the codeword by inverting one or more packets of the codeword. After balancing the codeword, the memory device stores at least a portion of the codeword in memory so that a later operation or a decoding process reveals the packets that were inverted as part of the balancing process. Accordingly, the memory device is able to re-invert the appropriate packets to recover the original data bits.Type: GrantFiled: July 28, 2020Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventor: Christophe Vincent Antoine Laurent
-
Patent number: 11569975Abstract: A baud-rate phase detector uses two error samplers. One error sampler is used to determine whether the sampling time is too early error detection. The other is used to determine whether sampling time is too late. The early error sampler is configured to use a first threshold voltage. The late error sampler is configured to use a second threshold voltage. By adjusting the voltage difference between the first threshold voltage and the second threshold voltage, the phase difference between the local timing reference clock and the transitions of the data signal may be adjusted. The phase difference between the local timing reference clock and the transitions of the data signal may be adjusted to improve or optimize a desired receiver characteristic such as bit error rate or signal eye opening.Type: GrantFiled: May 28, 2021Date of Patent: January 31, 2023Assignee: Rambus Inc.Inventor: Marcus Van Ierssel
-
Patent number: 11558225Abstract: Disclosed is a secure and adaptive waveforms multiplexing system in advanced-level wireless communication systems (such as 5G and beyond systems).Type: GrantFiled: August 30, 2018Date of Patent: January 17, 2023Inventors: Jehad M. Hamamreh, Hüseyin Arslan
-
Patent number: 11552748Abstract: A method and system provides for execution of calibration cycles from time to time during normal operation of the communication channel. A calibration cycle includes de-coupling the normal data source from the transmitter and supplying a calibration pattern in its place. The calibration pattern is received from the communication link using the receiver on the second component. A calibrated value of a parameter of the communication channel is determined in response to the received calibration pattern. The steps involved in calibration cycles can be reordered to account for utilization patterns of the communication channel. For bidirectional links, calibration cycles are executed which include the step of storing received calibration patterns on the second component, and retransmitting such calibration patterns back to the first component for use in adjusting parameters of the channel at first component.Type: GrantFiled: July 27, 2021Date of Patent: January 10, 2023Assignee: Rambus Inc.Inventors: Frederick A. Ware, Richard E. Perego, Craig E. Hampel
-
Patent number: 11550653Abstract: A method for operating a memory system includes: performing a first training operation for alignment between a clock and a data strobe signal; performing a second training operation for alignment between the data strobe signal and the data; detecting an error of the second training operation; and adjusting a delay value of the data strobe signal in response to the detection of the error.Type: GrantFiled: March 1, 2022Date of Patent: January 10, 2023Assignee: SK hynix Inc.Inventors: Tae-Pyeong Kim, Jae-Woo Kim, Hyun-Jin Noh, Pyo-Young Han
-
Patent number: 11502814Abstract: Disclosed are a device and method for realizing data synchronization. The device may include a synchronization circuit for a plurality of radio frequency (RF) chips, configured to realize work clock synchronization among the plurality of RF chips; and/or, a synchronization circuit for a plurality of channels in a single chip, configured to realize data synchronization among the plurality of channels in the single chip.Type: GrantFiled: October 22, 2019Date of Patent: November 15, 2022Assignee: ZTE CORPORATIONInventor: Peng Li
-
Patent number: 11494264Abstract: Methods, systems, and devices for generating a balanced codeword protected by an error correction code are described. A memory device receives data bits for storage. Based on the data bits, the memory device generates a codeword that includes the data bits, parity bits, and placeholder bits. The memory device balances the codeword by inverting one or more packets of the codeword. After balancing the codeword, the memory device stores at least a portion of the codeword in memory so that a later operation or a decoding process reveals the packets that were inverted as part of the balancing process. Accordingly, the memory device is able to re-invert the appropriate packets to recover the original data bits.Type: GrantFiled: December 3, 2020Date of Patent: November 8, 2022Assignee: Micron Technology, Inc.Inventor: Christophe Vincent Antoine Laurent
-
Patent number: 11496282Abstract: Methods and systems are described for measuring a vertical opening of a signal eye of a pulse amplitude modulated (PAM) signal received over a channel to determine a vertically-centered voltage decision threshold of a sampler receiving a sampling clock, determining channel-characteristic parameters indicative of a frequency response of the channel, determining a correctional vernier value from the channel-characteristic parameters, and generating a horizontally-centered voltage decision threshold that introduces a horizontal sampling offset in the sampling clock in a direction closer to a horizontal center of the signal eye by combining the vertically-centered voltage decision threshold and the correctional vernier value.Type: GrantFiled: June 4, 2021Date of Patent: November 8, 2022Assignee: KANDOU LABS, S.A.Inventors: Ali Hormati, Charles Dedic
-
Patent number: 11474635Abstract: An input device comprises a plurality of sensor electrodes and a processing system coupled to the plurality of sensor electrodes. The processing system comprises a sensor driver. The sensor driver comprises clock synchronization circuitry, a blocking pulse generator, and a sensor module. The clock synchronization circuitry is configured to receive an external clock signal, and synchronize an internal clock signal with the external clock signal. The blocking pulse generator is configured to generate a first blocking pulse based on the internal clock signal. The sensor module comprises sensing circuitry and is configured to pause acquisition of a resulting signal from a sensor electrode based on the first blocking pulse.Type: GrantFiled: October 19, 2020Date of Patent: October 18, 2022Assignee: Synaptics IncorporatedInventors: Guozhong Shen, Xiaodan Mei, Yongqian Tang, Ozan Ersan Erdogan, Joseph Kurth Reynolds
-
Patent number: 11442877Abstract: An electrical circuit device includes a signal bus comprising a plurality of parallel signal paths and a calibration circuit, operatively coupled with the signal bus. The calibration circuit can perform operations including determining a representative duty cycle for a plurality of signals transferred via the plurality of parallel signal paths, the plurality of signals comprising a plurality of duty cycles and comparing the representative duty cycle for the plurality of signals transferred via the plurality of parallel signal paths to a reference value to determine a comparison result. The calibration circuit can perform further operations including adjusting, based on the comparison result, a trim value associated with the plurality of duty cycles of the plurality of signals to compensate for distortion in the plurality of duty cycles and calibrating the plurality of duty cycles of the plurality of signals using the adjusted trim value.Type: GrantFiled: October 30, 2020Date of Patent: September 13, 2022Assignee: Micron Technology, Inc.Inventors: Guan Wang, Ali Feiz Zarrin Ghalam, Chin-Yu Chen, Jongin Kim
-
Patent number: 11431643Abstract: Embodiments of the application can provide a method, a device, and a terminal for controlling a jitter in network communication, belonging to the technical field of communication. The method includes: generating trigger information, where the trigger information is for triggering switching of a jitter control strategy for the network communication, the jitter control strategy includes a first control strategy based on a first cached data amount and a second control strategy based on a second cached data amount, and the first cached data amount is smaller than the second cached data amount; switching the jitter control strategy to a target control strategy in response to the trigger information; and controlling the jitter in the network communication by using the target control strategy, where the target control strategy is the first control strategy or the second control strategy corresponding to the trigger information.Type: GrantFiled: December 29, 2020Date of Patent: August 30, 2022Assignee: BEIJING DAJIA INTERNET INFORMATION TECHNOLOGY CO., LTDInventors: Chen Zhang, Liang Guo, Wenhao Xing
-
Patent number: 11374731Abstract: Systems, devices, and methods related to selecting a sample phase of a signal are disclosed. A method includes sampling a signal including a plurality of symbols with a plurality of different sample phases to obtain sample values of each of the plurality of symbols at each of the plurality of different sample phases. The signal is received from a shared transmission medium. The method also includes determining an edge sample phase of the plurality of different sample phases that corresponds to edges of the symbols based on the sample values. The method further includes determining a center sample phase of the plurality of different sample phases based on the determined edge sample phase, and using the determined center sample phase to determine values of the symbols.Type: GrantFiled: August 24, 2021Date of Patent: June 28, 2022Assignee: Microchip Technology IncorporatedInventors: Jiachi Yu, Dixon Chen, Kevin Yang
-
Patent number: 11356310Abstract: According to certain embodiments, a method in a wireless device includes generating a signal comprising repeating segments for transmission in a subslot duration transmission time interval (TTI) to a network node. The signal comprising the repeating segments is transmitted to the network node in the subslot duration TTI.Type: GrantFiled: February 2, 2018Date of Patent: June 7, 2022Assignee: Telefonaktiebolaget LM Ericsson (Publ)Inventors: Mårten Sundberg, Daniel Chen Larsson, Miguel Lopez, Yi-Pin Eric Wang, Gustav Wikström
-
Patent number: 11343066Abstract: A method for synchronizing baseband clocks in an OFDMA wireless microphone system is disclosed. An example method includes receiving a plurality of pilot subcarriers from an audio transmitter. The method also includes determining a timing offset estimate based on the pilot subcarriers. The method further includes determining a tuning value by passing the timing offset estimate through a proportional-integral controller. The method still further includes determining a modified reference signal by modifying a reference oscillator based on the tuning value. And the method yet further includes controlling (i) an audio sample clock and (ii) an antenna data clock based on the modified reference signal.Type: GrantFiled: March 8, 2021Date of Patent: May 24, 2022Assignee: Shure Acquisition Holdings, Inc.Inventors: Michael Rodriguez, Honghui Xu
-
Patent number: 11307926Abstract: A method for operating a memory system includes: performing a first training operation for alignment between a clock and a data strobe signal; performing a second training operation for alignment between the data strobe signal and the data; detecting an error of the second training operation; and adjusting a delay value of the data strobe signal in response to the detection of the error.Type: GrantFiled: September 13, 2019Date of Patent: April 19, 2022Assignee: SK hynix Inc.Inventors: Tae-Pyeong Kim, Jae-Woo Kim, Hyun-Jin Noh, Pyo-Young Han
-
Patent number: 11296711Abstract: A clock device includes a first phase interpolator circuit, a detector circuit, and a digital controller circuitry. The first phase interpolator circuit generates a second reference clock signal according to a first control signal and at least one first reference clock signal. The detector circuit generates an error signal according to a difference between a receiver signal and the second reference clock signal, in which the receiver signal is a receiver clock signal from a receiver circuit or an input signal that has been equalized by the receiver circuit. The digital controller circuitry generates the first control signal and a second control signal according to the error signal, and updates the second control signal according to a change of the first control signal, in which the second control signal is for generating a transmitter clock signal of a transmitter circuit.Type: GrantFiled: April 13, 2021Date of Patent: April 5, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Jun Yang, Jia-Ning Lou, Zhi-Xian Gao, Jian Liu
-
Patent number: 11288225Abstract: The present disclosure generally relates to reducing time for interface transmitter training based upon an assumed identify of the training partner. It is unlikely for a drive PHY to link up with multiple PHYs per power cycle. Therefore, it is a fair assumption that when there is no power loss, the drive PHY is connected to the same host device. The drive can therefore change its behavior based on the assumed identity of the host from previously exchanged identify frames, if the previously used training algorithm was sufficient for interface transmitter training for the particular host. The drive will go directly to the correct training algorithm without the need to do a PHY reset using a training algorithm that is tailored to the host and thus reduce interface transmitter training time.Type: GrantFiled: April 14, 2020Date of Patent: March 29, 2022Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Mackenzie Roeser, Brian Joyce
-
Patent number: 11269532Abstract: A technique for managing data storage begins at a predetermined offset relative to a chunk of data received for writing, and identifies a span of contiguous regions of the chunk that contain identical data. The technique replaces the span of contiguous regions of the chunk with a single instance of a region of the contiguous regions. The technique persistently stores a shortened version of the chunk with the single instance replacing the span of contiguous regions.Type: GrantFiled: October 30, 2019Date of Patent: March 8, 2022Assignee: EMC IP Holding Company LLCInventors: Uri Shabi, Amitai Alkalay
-
Patent number: 11184268Abstract: A jitter determination method for determining at least one jitter component of an input signal is described, wherein the input signal is generated by a signal source. The method comprises: receiving the input signal; determining a step response based on the decoded input signal, the step response being associated with at least the signal source; and determining a data dependent jitter signal based on the determined step response and based on the decoded input signal. Further, a measurement instrument is described.Type: GrantFiled: January 23, 2020Date of Patent: November 23, 2021Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Bernhard Nitsch, Andreas Maier, Adrian Ispas
-
Patent number: 11171687Abstract: Embodiments of methods and systems for operating a communications device that communicates via inductive coupling are described. In an embodiment, a method for operating a communications device that communicates via inductive coupling involves detecting a falling signal edge corresponding to a received signal at the communications device based on a falling signal edge threshold, detecting a rising signal edge corresponding to the received signal based on a rising signal edge threshold, where the rising signal edge threshold is independent from the falling signal edge threshold, and decoding the received signal based on the detected falling signal edge and the detected rising signal edge. Other embodiments are also described.Type: GrantFiled: November 22, 2019Date of Patent: November 9, 2021Assignee: NXP B.V.Inventors: Steve Charpentier, Ulrich Andreas Muehlmann, Stefan Mendel
-
Patent number: 11115177Abstract: An integrated circuit having a transmitter is provided. The transmitter may include a serializer, a driver, and an associated calibration circuit. The calibration circuit may include a detector and a control circuit. The control circuit may output a first control signal for selectively configuring the serializer to inject test data and may also output a second control signal for selectively inverting the input polarity of the detector. The control circuit may configure the transmitter in at least four different modes by adjusting the first and second control signals. In each of the four modes, the control circuit may sweep a clock duty cycle correction (DCC) setting that controls only the serializer until the detector flips. Codes generated in this way may be used to compute calibrated settings that mitigates both clock and data duty cycle distortion for the transmitted data.Type: GrantFiled: January 11, 2018Date of Patent: September 7, 2021Assignee: Intel CorporationInventors: Yanjing Ke, Dinesh Patil, Tim Tri Hoang
-
Patent number: 11108510Abstract: A method and system provides for execution of calibration cycles from time to time during normal operation of the communication channel. A calibration cycle includes de-coupling the normal data source from the transmitter and supplying a calibration pattern in its place. The calibration pattern is received from the communication link using the receiver on the second component. A calibrated value of a parameter of the communication channel is determined in response to the received calibration pattern. The steps involved in calibration cycles can be reordered to account for utilization patterns of the communication channel. For bidirectional links, calibration cycles are executed which include the step of storing received calibration patterns on the second component, and retransmitting such calibration patterns back to the first component for use in adjusting parameters of the channel at first component.Type: GrantFiled: April 28, 2020Date of Patent: August 31, 2021Assignee: Rambus Inc.Inventors: Frederick A. Ware, Richard E. Perego, Craig E. Hampel
-
Patent number: 11055396Abstract: The disclosed embodiments provide a system that detects unwanted electronic components in a target asset. During operation, the system generates a sinusoidal load for the target asset. Next, the system obtains target electromagnetic interference (EMI) signals by monitoring EMI signals generated by the target asset while the target asset is executing the sinusoidal load. The system then generates a target EMI fingerprint from the target EMI signals. Finally, the system compares the target EMI fingerprint against a reference EMI fingerprint for the target asset to determine whether the target asset contains unwanted electronic components.Type: GrantFiled: July 9, 2019Date of Patent: July 6, 2021Assignee: Oracle International CorporationInventors: Kenny C. Gross, Michael H. S. Dayringer, Andrew J. Lewis, Guang C. Wang
-
Patent number: 11047897Abstract: A signal analysis method for determining at least one perturbance component of an input signal is described, wherein the perturbance is associated with at least one of jitter and noise.Type: GrantFiled: August 13, 2020Date of Patent: June 29, 2021Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Adrian Ispas, Julian Leyh
-
Patent number: 11012165Abstract: A jitter determination method for determining at least one jitter component of an input signal is described, wherein the input signal is generated by a signal source, comprising: receiving and/or generating probability data containing information on a collective probability density function of a random jitter component of the input signal and a other bounded uncorrelated jitter component of the input signal; determining a standard deviation of the random jitter component based on the probability data; determining a RJ probability density function associated with the random jitter component based on the standard deviation; and determining a OBUJ probability density function associated with the other bounded uncorrelated jitter component, wherein the OBUJ probability density function is determined based on the probability data and based on the probability density function that is associated with the random jitter component. Further, a measurement instrument is described.Type: GrantFiled: January 23, 2020Date of Patent: May 18, 2021Assignee: Rohde & Schwarz GmbH & Co. KGInventors: Bernhard Nitsch, Adrian Ispas
-
Patent number: 11002612Abstract: A temperature sensor using a poly-phase filter may include: a poly-phase filter suitable for receiving a divided clock, and having passive elements coupled to have one or more negative poles and one or more positive zeros; a comparator suitable for generating a reference clock by comparing potentials of first and second filter voltages outputted from the poly-phase filter; a phase frequency detector suitable for outputting an up or down signal by comparing the phase of the reference clock to the phase of a comparison clock; a current supply unit suitable for supplying and integrating a charge current under control of the up or the down signal; an oscillator suitable for outputting an oscillation signal; a divider suitable for generating the divided clock and the comparison clock; and a buffer suitable for inverting and non-inverting the divided clock and outputting the inverted and non-inverted divided clocks.Type: GrantFiled: February 11, 2019Date of Patent: May 11, 2021Assignees: SK hynix Inc., INDUSTRY-ACADEMIC COOPERATION FOUNDATION, YONSEI UNIVERSITYInventors: Woojun Choi, Yongtae Lee, Youngcheol Chae
-
Patent number: 10977151Abstract: Processes and systems described herein are directed to determining efficient sampling rates for metrics generated by various different metric sources of a distributed computing system. In one aspect, processes and systems retrieve the metrics from metric data storage and determine non-constant metrics of the metrics generated by the various metric sources. Processes and systems separately determine an efficient sampling rate for each non-constant metric by constructing a plurality of corresponding reduced metrics, each reduced metric comprising a different subsequence of the corresponding metric. Information loss is computed for each reduced metric. An efficient sampling rate is determined for each metric based on the information losses created by constructing the reduced metrics. The efficient sampling rates are applied to corresponding streams of run-time metric values and may also be used to resample the corresponding metric already stored in metric data storage, reducing storage space for the metrics.Type: GrantFiled: May 9, 2019Date of Patent: April 13, 2021Assignee: VMware, Inc.Inventors: Ashot Nshan Harutyunyan, Arnak Poghosyan, Naira Movses Grigoryan
-
Patent number: 10951339Abstract: A variable delay interface configured to introduce a controllable, variable delay between a radio equipment controller and a radio equipment is provided. The interface includes a variable rate change filter, VRCF, having a signal input, a signal output and a rate control input. The VRCF is configured to receive a rate control signal at the rate control inputs and sample an input signal received at the signal input at a sampling rate controlled by a rate control signal to produce a VRCF output signal. The sampling rate is one of greater than and less than a sampling rate of the input signal. The VRCF has a first delay. The interface includes a first in first out, FIFO, buffer having an input and an output, the FIFO buffer configured to store samples of the VRCF output signal received at the FIFO buffer.Type: GrantFiled: June 26, 2017Date of Patent: March 16, 2021Assignee: TELEFONAKTIEBOLAGET LM ERICSSON (PUBL)Inventor: Glen Rempel
-
Patent number: 10944535Abstract: A method for synchronizing baseband clocks in an OFDMA wireless microphone system is disclosed. An example method includes receiving a plurality of pilot subcarriers from an audio transmitter. The method also includes determining a timing offset estimate based on the pilot subcarriers. The method further includes determining a tuning value by passing the timing offset estimate through a proportional-integral controller. The method still further includes determining a modified reference signal by modifying a reference oscillator based on the tuning value. And the method yet further includes controlling (i) an audio sample clock and (ii) an antenna data clock based on the modified reference signal.Type: GrantFiled: May 29, 2019Date of Patent: March 9, 2021Assignee: Shure Acquisition Holdings, Inc.Inventors: Michael Rodriguez, Honghui Xu
-
Patent number: 10933242Abstract: Techniques for therapy delivery are described. A processing circuit may adjust a first therapy parameter from a first level to a second level, and responsive to the adjustment of the first therapy parameter, compare a level of an evoked compound action potential (ECAP) generated from therapy delivery based on the adjusted first therapy parameter to an ECAP threshold. The processing circuit may adjust a second therapy parameter from a third level to a fourth level based on the comparison. The second therapy parameter is different than the first therapy parameter. The processing circuit may cause therapy delivery with the first therapy parameter at the second level and the second therapy parameter at the fourth level.Type: GrantFiled: September 29, 2017Date of Patent: March 2, 2021Assignee: Medtronic, Inc.Inventor: Nathan A. Torgerson
-
Patent number: 10924198Abstract: A control network communication arrangement includes a second protocol embedded into a first protocol in a way that modules supporting the second protocol may be aware of and utilize the first protocol whereas modules supporting only the first protocol may not be aware of the second protocol. Operation of modules using the second protocol does not disturb operation of the modules not configured to use or understand the second protocol. By one approach, the messages sent using the second protocol will be seen as messages sent using the first protocol but not having a message necessary to understand or as needing a particular response. In another approach, modules using the second protocol can be configured to send message during transmission of first protocol messages by other modules, the second protocol messages being triggered off of expected aspects of the message sent under the first protocol.Type: GrantFiled: February 26, 2019Date of Patent: February 16, 2021Assignee: KVASER ABInventors: Lars-Berno Fredriksson, Kent Äke Lennart Lennartsson, Jonas Henning Olsson
-
Patent number: 10892926Abstract: Disclosed are a method and a device for differently applying phase rotations for each antenna by dividing a frequency band in order to solve a problem in which reception performance deteriorates in a specific subcarrier when the correlation between antennas is high. According to the present invention, a method by which a transmitter transmits a signal comprises the steps of: estimating the transmission correlation between respective transmission paths; calculating a phase rotation value to be applied to a transmission signal on the basis of the estimated transmission correlation; applying a phase rotation in accordance with the phase rotation value to the transmission signal; and transmitting the transmission signal.Type: GrantFiled: August 18, 2017Date of Patent: January 12, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Seijoon Shim, Hayoung Yang, Chongdon Kim, Chanho Choi
-
Patent number: 10872653Abstract: A memory module includes semiconductor memory devices mounted on a circuit board and a control device mounted on the circuit board. The control device receives a command, an address, and a clock signal from an external device, and provides the command, the address, and the clock signal to the semiconductor memory devices. The control device, in a hidden training mode during a normal operation, performs a command/address training on at least one semiconductor memory device of the semiconductor memory devices by transmitting a first command/address and a first clock signal to the at least one semiconductor memory device and receiving a second command/address and a second clock signal in response to the first command/address and the first clock signal, from the at least one semiconductor memory device.Type: GrantFiled: April 22, 2019Date of Patent: December 22, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-Hoon Kim, Young Yun, Wang-Soo Kim, Yoo-Jeong Kwon, Si-Hoon Ryu, Young-Ho Lee, Sung-Joo Park
-
Patent number: 10848351Abstract: Methods and systems are described for sampling a data signal using a data sampler operating in a data signal processing path having a decision threshold associated with a decision feedback equalization (DFE) correction factor, measuring an eye opening of the data signal by adjusting a decision threshold of a spare sampler operating outside of the data signal processing path to determine a center-of-eye value for the decision threshold of the spare sampler, initializing the decision threshold of the spare sampler based on the center-of-eye value and the DFE correction factor, generating respective sets of phase-error signals for the spare sampler and the data sampler responsive to a detection of a predetermined data pattern, and updating the decision threshold of the data sampler based on an accumulation of differences in phase-error signals of the respective sets of phase-error signals.Type: GrantFiled: February 25, 2020Date of Patent: November 24, 2020Assignee: KANDOU LABS, S.A.Inventor: Ali Hormati
-
Patent number: 10784845Abstract: Various aspects provide for error detection and compensation for a multiplexing transmitter. For example, a system can include an error detector circuit and a duty cycle correction circuit. The error detector circuit is configured to measure duty cycle error for a clock associated with a transmitter to generate error detector output based on a clock pattern for output generated by the transmitter in response to a defined bit pattern. The duty cycle correction circuit is configured to adjust the clock associated with the transmitter based on the error detector output. Additionally or alternatively, the error detector circuit is configured to measure quadrature error between an in-phase clock and a quadrature clock in response to the defined bit pattern. Additionally or alternatively, the system can include a quadrature error correction circuit configured to adjust phase shift between the in-phase clock and the quadrature clock based on quadrature error.Type: GrantFiled: September 27, 2018Date of Patent: September 22, 2020Assignee: MACOM Technology Solutions Holdings, Inc.Inventors: Naga Rajesh Doppalapudi, Echere Iroaga
-
Patent number: 10756742Abstract: A clock recovery circuit includes a multi-phase sampling circuit, a phase comparison circuit, a recovery clock generation circuit, and a phase shifter. The multi-phase sampling circuit includes edge samplers and data samplers. A data signal is input to each of the edge samplers and each of the data samplers. The phase comparison circuit is disposed at an output side of the multi-phase sampling circuit. The recovery clock generation circuit is configured to output multi-phase clock signals. The phase shifter is disposed between the recovery clock generation circuit and the multi-phase sampling circuit and configured to generate a plurality of clock signals to be supplied to the multi-phase sampling circuit by shifting a phase of a first one of the multi-phase clock signals output from the recovery clock generation circuit by a shift amount different from a shift amount of a second one of the multi-phase clock signals.Type: GrantFiled: August 27, 2019Date of Patent: August 25, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Makihiko Katsuragi
-
Patent number: 10749628Abstract: A terminal apparatus (1) is provided with a coding unit (7), a decoding unit (2), and a control unit (5) for controlling the coding unit and the decoding unit individually. Under control of the control unit, the coding unit codes a payload, a first number of error corrections (3), and identification information (6) that are to be transmitted, on the basis of a method indicated by the already-transmitted identification information to thereby generate first coded data. The decoding unit decodes newly-received second coded data on the basis of a method indicated by the identification information included in a decoding result of the already-received second coded data.Type: GrantFiled: September 16, 2016Date of Patent: August 18, 2020Assignee: NEC CORPORATIONInventor: Tatsuhiro Nakada
-
Patent number: 10716111Abstract: A backhaul radio is disclosed that operates in multipath propagation environments such as obstructed LOS conditions with uncoordinated interference sources in the same operating band. Such a backhaul radio may use adaptive beamforming and sample alignment at the transmitter to enhance the link performance. Such backhaul radios may communicate with each other to compute and apply optimal beamforming parameters for a particular propagation environment through a closed-loop feedback mechanism.Type: GrantFiled: November 28, 2017Date of Patent: July 14, 2020Assignee: SKYLINE PARTNERS TECHNOLOGY LLCInventors: Arthur Ishiguro, Adnan Raja, Badri Varadarajan, Kevin J. Negus
-
Patent number: 10686582Abstract: An apparatus and method is provided that compensates for the supply droops to minimize strobe shifts and to regain eye margin. The apparatus includes a droop detector to detect voltage droops at one or more trip (or threshold) levels and these detected voltage droops are translated to a shift in clock phase setting. For example, propagation delay of a delay locked loop (DLL) and/or clock edge selection from a phase interpolator (PI) is adjusted according to the detected voltage droop levels to maintain a trained relationship between the sampling clock strobe and data eye. A lookup table is used to determine a PI code or a DLL propagation delay code corresponding to a voltage droop level.Type: GrantFiled: February 25, 2019Date of Patent: June 16, 2020Assignee: Intel CorporationInventors: Gerald Pasdast, Nasser A. Kurd, Peipei Wang, Yingyu Miao, Lakshmipriya Seshan, Ishaan S. Shah
-
Patent number: 10673582Abstract: A method and system provides for execution of calibration cycles from time to time during normal operation of the communication channel. A calibration cycle includes de-coupling the normal data source from the transmitter and supplying a calibration pattern in its place. The calibration pattern is received from the communication link using the receiver on the second component. A calibrated value of a parameter of the communication channel is determined in response to the received calibration pattern. The steps involved in calibration cycles can be reordered to account for utilization patterns of the communication channel. For bidirectional links, calibration cycles are executed which include the step of storing received calibration patterns on the second component, and retransmitting such calibration patterns back to the first component for use in adjusting parameters of the channel at first component.Type: GrantFiled: April 8, 2019Date of Patent: June 2, 2020Assignee: Rambus Inc.Inventors: Frederick A. Ware, Richard E. Perego, Craig E. Hampel
-
Patent number: 10665256Abstract: An apparatus may include a circuit configured to receive a first phase control value of a phase control value signal, generate a first phase interpolator control signal value of a phase interpolator control signal and generate a first digital interpolator control signal value of a digital interpolator control signal. The apparatus may further be configured to phase interpolate a clock signal based on the first phase interpolator control signal value to produce a phase shifted clock signal and digitally interpolate a digital sample based on the first digital interpolator signal value to produce a phase shifted digital sample having an effective phase based on the first phase control value, the digital sample generated using the phase shifted clock signal as a sample clock.Type: GrantFiled: October 23, 2017Date of Patent: May 26, 2020Assignee: Seagate Technology LLCInventors: Jason Bellorado, Marcus Marrow, Zheng Wu
-
Patent number: 10659064Abstract: A phase lock loop circuit includes a phase frequency detector, a voltage controlled oscillator, a phase interpolator, a clock signal selector, a selection module, a multiplexer, and a divider. The phase frequency detector compares phases of a reference clock and frequency divided output signals and generates an error signal. The voltage controlled oscillator, based on the error signal, generates a phase lock loop output signal and output clock signals. The phase interpolator phase interpolates the output clock signals to generate an interpolator output signal. The clock signal selector selects one of the output clock signals. The selection module generates a selection signal based on states of the interpolator output and selected output clock signals. The multiplexer, based on the selection signal, selects the interpolator output signal or the selected output clock signal. The divider frequency divides an output of the multiplexer to provide the frequency divided output signal.Type: GrantFiled: February 13, 2018Date of Patent: May 19, 2020Assignee: Marvell Asia Pte, Ltd.Inventors: Myung Jae Yoo, Ahmed Hesham Mostafa, Manisha Gambhir, Zubir Adal
-
Patent number: RE48258Abstract: An encoder (250) comprises a core encoder (252) for encoding a low frequency component of the audio signal at the signal sampling rate (fs_in) and a spectral band replication-referred to as SBR-encoding unit (153, 254) for determining a plurality of SBR parameters. A plurality of the SBR parameters is determined such that a high frequency component of the audio signal can be approximated based on the low frequency component of the audio signal and the plurality of SBR parameters. A multiplexer (155) is adapted to generate an overall bitstream comprising the core encoded bitstream, the plurality of SBR parameters and an indication of one or more SBR encoder settings applied by the SBR encoder (153, 254); wherein the generated overall bitstream does not indicate that the core encoded bitstream has been determined by encoding the low frequency component at the signal sampling rate (fs_in).Type: GrantFiled: December 17, 2018Date of Patent: October 13, 2020Assignee: Dolby International ABInventors: Holger Hoerich, Tobias Friedrich