Lightly Doped Junction Isolated Resistor Patents (Class 438/332)
-
Patent number: 8946039Abstract: Aspects of the present invention relate to an approach for implanting and forming a polysilicon resistor with a single implant dose. Specifically, a mask having a set of openings is formed over a resistor surface. The set of openings are typically formed in a column-row arrangement according to a predetermined pattern. Forming the mask in this manner allows the resistor surface to have multiple regions/zones. A first region is defined by the set of openings in the mask, and a second region is defined by the remaining portions of the mask. The resistor is then subjected to a single implant dose via the openings. Implanting the resistor in this manner allows the resistor to have multiple resistance values (i.e., a first resistance value in the first region, and a second resistance value in the second region).Type: GrantFiled: February 15, 2013Date of Patent: February 3, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Jagar Singh, Shesh Mani Pandey, Roderick Miller, Nam Sung Kim
-
Patent number: 8847320Abstract: A device comprises a semiconductor substrate having first and second implant regions of a first dopant type. A gate insulating layer and a gate electrode are provided above a resistor region between the first and second implant regions. A first dielectric layer is on the first implant region. A contact structure is provided, including a first contact portion conductively contacting the gate electrode, at least part of the first contact portion directly on the gate electrode. A second contact portion directly contacts the first contact portion and is formed directly on the first dielectric layer. A third contact portion is formed on the second implant region.Type: GrantFiled: January 31, 2012Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Chung-Hui Chen
-
Patent number: 8564096Abstract: Methods and apparatus according to various aspects of the present invention may operate in conjunction with a resistor formed of a lightly-doped P-type region formed in a portion of a lightly-doped N-type semiconductor well extending on a lightly-doped P-type semiconductor substrate, the well being laterally delimited by a P-type wall extending down to the substrate, the portion of the well being delimited, vertically, by a heavily-doped N-type area at the limit between the well and the substrate and, horizontally, by a heavily-doped N-type wall. A diode may be placed between a terminal of the resistor and the heavily-doped N-type wall, the cathode of the diode being connected to said terminal.Type: GrantFiled: July 4, 2008Date of Patent: October 22, 2013Assignee: STMicroelectronics SAInventors: Serge Pontarollo, Dominique Berger
-
Patent number: 8502347Abstract: Bipolar junction transistors are provided in which at least one of an emitter contact, a base contact, or a collector contact thereof is formed by epitaxially growing a doped SixGe1-x layer, wherein x is 0?x?1, at a temperature of less than 500° C. The doped SixGe1-x layer comprises crystalline portions located on exposed surfaces of a crystalline semiconductor substrate and non-crystalline portions that are located on exposed surfaces of a passivation layer which can be formed and patterned on the crystalline semiconductor substrate. The doped SixGe1-x layer of the present disclosure, including the non-crystalline and crystalline portions, contains from 5 atomic percent to 40 atomic percent hydrogen.Type: GrantFiled: June 25, 2012Date of Patent: August 6, 2013Assignee: International Business Machines CorporationInventors: Bahman Hekmatshoartabari, Tak H. Ning, Devendra K. Sadana, Ghavam G. Shahidi, Davood Shahrjerdi
-
Patent number: 8066891Abstract: The present invention provides a laminate comprising an insulating layer having suppressed dusting properties, an insulating film comprising the insulating layer, and an electronic circuit component comprising a pattern of the insulating layer. The laminate has a layer construction of first inorganic material layer-insulating layer-second inorganic material layer or a layer construction of inorganic material layer-insulating layer. The insulating layer comprises a laminate of two or more wet etchable insulating unit layers. At the interface between the inorganic material layer and the insulating layer, surface irregularities of the inorganic material layer have been transferred onto the surface of the insulating layer. The average height of the surface irregularities transferred onto the insulating layer is less than the thickness of the outermost insulating unit layer in the insulating layer.Type: GrantFiled: October 6, 2006Date of Patent: November 29, 2011Assignee: Dai Nippon Printing Co., Ltd.Inventors: Katsuya Sakayori, Terutoshi Momose, Tomoko Togashi, Shigeki Kawano, Michiaki Uchiyama, Kazuto Okamura, Kazutoshi Taguchi, Kazunori Ohmizo, Makoto Shimose
-
Patent number: 7754540Abstract: A diode for alternating current (DIAC) electrostatic discharge (ESD) protection circuit is formed in a silicon germanium (SiGe) hetrojunction bipolar transistor (HBT) process that utilizes a very thin collector region. ESD protection for a pair of to-be-protected pads is provided by utilizing the base structures and the emitter structures of the SiGe transistors.Type: GrantFiled: February 27, 2009Date of Patent: July 13, 2010Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper
-
Patent number: 7732293Abstract: A diode structure fabrication method. In a P? substrate, an N+ layer is implanted. The N+ layer has an opening whose size affects the breakdown voltage of the diode structure. Upon the N+ layer, an N? layer is formed. Then, a P+ region is formed to serve as an anode of the diode structure. An N+ region can be formed on the surface of the substrate to serve as a cathode of the diode structure. By changing the size of the opening in the N+ layer during fabrication, the breakdown voltage of the diode structure can be changed (tuned) to a desired value.Type: GrantFiled: August 4, 2008Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventor: Steven H. Voldman
-
Patent number: 7439145Abstract: A diode structure fabrication method. In a P? substrate, an N+ layer is implanted. The N+ layer has an opening whose size affects the breakdown voltage of the diode structure. Upon the N+ layer, an N? layer is formed. Then, a P+ region is formed to serve as an anode of the diode structure. An N+ region can be formed on the surface of the substrate to serve as a cathode of the diode structure. By changing the size of the opening in the N+ layer during fabrication, the breakdown voltage of the diode structure can be changed (tuned) to a desired value.Type: GrantFiled: September 1, 2006Date of Patent: October 21, 2008Assignee: International Business Machines CorporationInventor: Steven H. Voldman
-
Patent number: 7314786Abstract: A metal resistor and resistor material and method of forming the metal resistor are disclosed. The metal resistor may include an infused metal selected from the group consisting of: copper (Cu) infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W), and aluminum infused with at least one of silicon (Si), nitrogen (N2), carbon (C), tantalum (Ta), titanium (Ti) and tungsten (W). The method is less complex than conventional processes, allows control of the resistance by the amount of infusion material infused, and is compatible with conventional BEOL processes.Type: GrantFiled: June 16, 2006Date of Patent: January 1, 2008Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Kaushik Chanda, Shyng-Tsong Chen
-
Patent number: 7285472Abstract: Various methods of fabricating a high precision, silicon-containing resistor in which the resistor is formed as a discrete device integrated in complementary metal oxide semiconductor (CMOS) processing utilizing low temperature silicidation are provided. In some embodiments, the Si-containing layer is implanted with a high dose of ions prior to activation. The activation can be performed by the deposition of a protective dielectric layer, or a separate activation anneal. In another embodiment, a highly doped in-situ Si-containing layer is used thus eliminating the need for implanting into the Si-containing layer.Type: GrantFiled: January 27, 2005Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, John E. Florkey, Robert M. Rassel
-
Patent number: 7238582Abstract: The present invention provides a polycrystalline silicon conducting structure (e.g., a resistor) whose resistance value is controlled, and can be less variable and less dependent on temperature with respect to any resistant value, and a process of producing the same. Use is made of at least a two-layer structure including a first polycrystalline silicon layer of large crystal grain size and a second polycrystalline silicon layer of small crystal grain size, and the first polycrystalline silicon layer has a positive temperature dependence of resistance while the second polycrystalline silicon layer has a negative temperature dependence of resistance, or vice versa. Moreover, the polycrystalline silicon layer of large grain size can be formed by high dose ion implantation and annealing, or by depositing the layers by chemical vapor deposition at different temperatures so as to form large-grain and small-grain layers.Type: GrantFiled: December 1, 2004Date of Patent: July 3, 2007Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hiromi Shimamoto, Takashi Uchino, Takeo Shiba, Kazuhiro Ohnishi, Yoichi Tamaki, Takashi Kobayashi, Toshiyuki Kikuchi, Takahide Ikeda
-
Patent number: 7232733Abstract: A method of forming an integrated circuit configured to accommodate higher voltage and low voltage devices. In one embodiment, the method of forming the integrated circuit includes forming a transistor by forming a gate over a semiconductor substrate. The method of forming the transistor also includes forming a source/drain by forming a lightly doped region adjacent a channel region recessed into the semiconductor substrate and forming a heavily doped region adjacent the lightly doped region. The method of forming the transistor further includes forming an oppositely doped well under and within the channel region, and forming a doped region between the heavily doped region and the oppositely doped well. The doped region has a doping concentration profile less than a doping concentration profile of the heavily doped region. The method of forming the integrated circuit also includes forming a driver switch of a driver on the semiconductor substrate.Type: GrantFiled: August 23, 2004Date of Patent: June 19, 2007Assignee: Enpirion, Inc.Inventors: Ashraf W. Lotfi, Jian Tan
-
Patent number: 7188404Abstract: An inexpensive fine resistor which do not require dimensional classifications of discrete substrates, eliminating a process of replacing a mask according to a dimensional ranking of each discrete substrate as in the prior art. The resistor includes discrete substrate made into pieces by dividing an insulated substrate sheet along a first slit dividing portion and a second dividing portion perpendicular to the first dividing portion; top electrode layer formed on a top face of discrete substrate; resistor layer formed such that a part of resistor layer overlaps top electrode layer; protective layers formed so as to cover resistor layer; side electrode layer formed on a side face of discrete substrate such that side electrode layer is electrically coupled to top electrode layer.Type: GrantFiled: January 18, 2005Date of Patent: March 13, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masato Hashimoto, Yoshiro Morimoto, Akio Fukuoka, Hiroaki Kaito, Hiroyuki Saikawa, Toshiki Matsukawa, Junichi Hayase
-
Patent number: 6835632Abstract: The present invention provides a polycrystalline silicon conducting structure (e.g., a resistor) whose resistance value is controlled, and can be less variable and less dependent on temperature with respect to any resistant value, and a process of producing the same. Use is made of at least a two-layer structure including a first polycrystalline silicon layer of large crystal grain size and a second polycrystalline silicon layer of small crystal grain size, and the first polycrystalline silicon layer has a positive temperature dependence of resistance while the second polycrystalline silicon layer has a negative temperature dependence of resistance, or vice versa. Moreover, the polycrystalline silicon layer of large grain size can be formed by high dose ion implantation and annealing, or by depositing the layers by chemical vapor deposition at different temperatures so as to form large-grain and small-grain layers.Type: GrantFiled: June 13, 2003Date of Patent: December 28, 2004Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Hiromi Shimamoto, Takashi Uchino, Takeo Shiba, Kazuhiro Ohnishi, Yoichi Tamaki, Takashi Kobayashi, Toshiyuki Kikuchi, Takahide Ikeda
-
Patent number: 6656810Abstract: There is provided a semiconductor device capable of reducing dispersion in electrical characteristics, preventing occurrence of bridge shortcircuit in a silicide process and operating at high operating speed and method for fabricating the same. In a SOI substrate obtained by forming an insulating layer 2 and a SOI layer 3 on a silicon substrate 1, there are formed a channel region 19, an LDD region 15a and source and drain junction regions 17 and 18 in the SOI layer 3. A gate electrode 14 whose both side walls have a shape roughly perpendicular to the SOI substrate is formed via a gate insulating film on the channel region 19. An oxide film spacer 16 is formed on the LDD region 15a on both side wall sides of the gate electrode 14.Type: GrantFiled: November 6, 2000Date of Patent: December 2, 2003Assignee: Sharp Kabushiki KaishaInventor: Yasumori Fukushima
-
Publication number: 20030207544Abstract: The present invention provides a polycrystalline silicon conducting structure (e.g., a resistor) whose resistance value is controlled, and can be less variable and less dependent on temperature with respect to any resistant value, and a process of producing the same. Use is made of at least a two-layer structure including a first polycrystalline silicon layer of large crystal grain size and a second polycrystalline silicon layer of small crystal grain size, and the first polycrystalline silicon layer has a positive temperature dependence of resistance while the second polycrystalline silicon layer has a negative temperature dependence of resistance, or vice versa. Moreover, the polycrystalline silicon layer of large grain size can be formed by high dose ion implantation and annealing, or by depositing the layers by chemical vapor deposition at different temperatures so as to form large-grain and small-grain layers.Type: ApplicationFiled: June 13, 2003Publication date: November 6, 2003Inventors: Hiromi Shimamoto, Takashi Uchino, Takeo Shiba, Kazuhiro Ohnishi, Yoichi Tamaki, Takashi Kobayashi, Toshiyuki Kikuchi, Takahide Ikeda
-
Patent number: 6639300Abstract: A semiconductor integrated circuit device comprises an active device and a resistance element formed monolithically on a common substrate wherein the resistance element includes a dummy pattern having a layered structure identical with a layered structure of the active device, and first and second electrodes are provided inside a mesa structure provided for the resistance element with a separation from a sidewall of the mesa structure, the first and second electrodes being formed in correspondence to openings formed in the dummy pattern.Type: GrantFiled: February 1, 2001Date of Patent: October 28, 2003Assignee: Fujitsu Quantum Devices LimitedInventor: Jun Wada
-
Publication number: 20030176042Abstract: The invention relates to the protection of devices in a monolithic chip fabricated from an epitaxial wafer, such as a wafer for a Group III-V compound semiconductor or a wafer for a Group IV compound semiconductor. Devices fabricated from Group III-V compound semiconductors offer higher speed and better isolation than comparable devices from silicon semiconductors. Semiconductor devices can be permanently damaged when exposed to an undesired voltage transient such as electrostatic discharge (ESD). However, conventional techniques developed for silicon devices are not compatible with processing techniques for Group III-V compound semiconductors, such as gallium arsenide (GaAs). Embodiments of the invention advantageously include transient voltage protection circuits that are relatively efficiently and reliably manufactured to protect sensitive devices from undesired voltage transients.Type: ApplicationFiled: September 30, 2002Publication date: September 18, 2003Applicant: Linfinity Microelectronics, Inc.Inventor: Vrej Barkhordarian
-
Publication number: 20030157778Abstract: A low temperature coefficient resistor(TCRL) has some unrepaired ion implant damage. The damaged portion raises the resistance and renders the resistor less sensitive to operating temperature fluctuations. A polysilicon thin film low temperature coefficient resistor and a method for the resistor's fabrication overcomes the coefficient of resistance problem of the prior art, while at the same time eliminating steps from the BiCMOS fabrication process, optimizing bipolar design tradeoffs, and improving passive device isolation. A low temperature coefficient of resistance resistor (TCRL) is formed on a layer of insulation, typically silicon dioxide or silicon nitride, the layer comprising polysilicon having a relatively high concentration of dopants of one or more species. An annealing process is used for the implanted resistor which is shorter than that for typical prior art implanted resistors, leaving some intentional unannealed damage in the resistor.Type: ApplicationFiled: March 19, 2003Publication date: August 21, 2003Applicant: Intersil CorporationInventors: Donald Hemmenway, Jose Delgado, John Butler, Anthony Rivoli, Michael D. Church, George V. Rouse, Lawrence G. Pearce, George Bajor
-
Patent number: 6569739Abstract: Embodiments of the invention include a method for blanket ion implanting a semiconductor substrate surface to induce uniform damage over desired portions of the surface thereby reducing non-uniform etch effects caused by the varying etch rates of surface materials and conditions during surface cleaning. The invention includes providing a semiconductor substrate having gate oxide regions and a sacrificial oxide layer of a predetermined thickness formed thereon. The surface of the substrate is pattern masked to reveal openings in the gate oxide regions and ion implanted through the openings in the pattern mask to form gate oxide regions. The pattern mask is removed from the substrate and a blanket implantation of the sacrificial oxide layer is performed. The substrate is then cleaned to remove the sacrificial oxide layer leaving the substrate in readiness for further processing.Type: GrantFiled: August 8, 2002Date of Patent: May 27, 2003Assignee: LSI Logic CorporationInventors: Arvind Kamath, Venkatesh P. Gopinath
-
Publication number: 20030052386Abstract: A resistor layer (5) is formed on an isolation insulating film (4) selectively formed in a major surface (1S) of a semiconductor substrate (1). An interlayer insulation film (7) covering the resistor layer (5) has first and second plugs (9, 19) buried therein in the form of buried interconnections. The first and second plugs (9, 19) provide connection not only between an end portion of the resistor layer (5) and first and second interconnection layers (8, 18) but also between the end portion of the resistor layer (5) and the major surface (1S) of the semiconductor substrate (1).Type: ApplicationFiled: August 1, 2002Publication date: March 20, 2003Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Yasuo Yamaguchi
-
Publication number: 20020151148Abstract: In one disclosed embodiment a layer is formed over a transistor gate and a field oxide region. For example, a polycrystalline silicon layer can be deposited over a PFET gate oxide and a silicon dioxide isolation region on the same chip. The layer is then doped over the transistor gate without doping the layer over the field oxide. A photoresist layer can be used as a barrier to implant doping, for example, to block N+ doping over the field oxide region. The entire layer is then doped, for example, with P type dopant after removal of the doping barrier. The second doping results in formation of a high resistivity resistor over the field oxide region, without affecting the transistor gate. Contact regions are then formed of a silicide, for example, for connecting the resistor to other devices.Type: ApplicationFiled: April 11, 2001Publication date: October 17, 2002Applicant: CONEXANT SYSTEMS, INC.Inventor: Marco Racanelli
-
Publication number: 20010017396Abstract: The present invention teaches fabrication of a high-resistance integrated circuit diffusion resistor that uses standard CMOS process steps. By appropriate masking during ion-implantation of source/drain diffusion regions, diffusion resistors created during NMOS source/drain implant may be counterdoped during PMOS source/drain implants and vice-versa. By appropriate choice of relative concentrations of a resistor dopant and counterdopant, and choice of diffusion depths, junction diodes can be formed which create a pinched resistor by constricting the current flow. The relative dopant concentrations can also be chosen to create regions of light effective doping within the diffusion resistor rather than creating junction diodes.Type: ApplicationFiled: August 17, 1999Publication date: August 30, 2001Inventors: JAMES E. MILLER, MANNY K. F. MA
-
Patent number: 6040225Abstract: A method that enables the fabrication of ballast resistors in polysilicon which can be fabricated in a manner so as to not relax the strained layers in the lattice of the silicon germanium transistor wherein the high temperature steps, associated with activating dopants to fabricate resistors with desired resistance values, are performed prior to the deposited epitaxial layers of silicon germanium.Type: GrantFiled: August 29, 1997Date of Patent: March 21, 2000Assignee: The Whitaker CorporationInventor: Timothy Edward Boles
-
Patent number: 5854116Abstract: The present invention relates to a semiconductor apparatus adapted to a ultrahigh density integration process.A semiconductor apparatus of the present invention is characterized by including a high concentration impurity layer with the same type of conductivity as that of a semiconductor wafer provided on the back of the semiconductor wafer, and at least one layer of a low resistance electrode provided on said high concentration impurity layer.Type: GrantFiled: April 14, 1995Date of Patent: December 29, 1998Inventors: Tadahiro Ohmi, Tadashi Shibata, Masaru Umeda
-
Patent number: 5411793Abstract: A board of calcium silicate crystals, characterized in that the board is composed of a plurality of layers of laminated thin sheets, each of the thin sheets having a thickness of 2 mm or less, each layer comprising secondary particles of calcium silicate crystals, a fibrous material, a coagulant and preferably additionally a polymer adsorbed on the surface of the secondary particles of calcium silicate; wherein each layer contains secondary calcium silicate particles interconnected with one another, and wherein the superposed thin sheets are firmly united with one another into an integral body by the interlayer interconnection of secondary particles of calcium silicate crystals present on the surface of the sheets.Type: GrantFiled: February 1, 1993Date of Patent: May 2, 1995Assignee: Kabushiki Kaisha Osaka Packing SeizoshoInventors: Tsutomu Ide, Suguru Hamada, Masahiro Kawai