Walled Emitter Patents (Class 438/345)
-
Patent number: 9805959Abstract: A plasma processing apparatus includes: a processing container which defines a processing space; a microwave generator; a dielectric having an opposing surface which faces the processing space; a slot plate formed with a plurality of slots; and a heating member provided within the slot plate. The slot plate is provided on a surface of the dielectric at an opposite side to the opposing surface to radiate microwaves for plasma excitation to the processing space through the dielectric based on the microwaves generated by the microwave generator.Type: GrantFiled: May 17, 2013Date of Patent: October 31, 2017Assignee: TOKYO ELECTRON LIMITEDInventor: Naoki Matsumoto
-
Patent number: 8946042Abstract: Disclosed is a method of manufacturing a bipolar transistor, comprising providing a substrate (10) comprising a first isolation region (12) separated from a second isolation region by an active region (11) comprising a collector impurity; forming a layer stack over said substrate, said layer stack comprising a base layer (14, 14?), a silicon capping layer (15) over said base layer and a silicon-germanium (SiGe) base contact layer (40) over said silicon capping layer; etching the SiGe base contact layer to form an emitter window (50) over the collector impurity, wherein the silicon emitter cap layer is used as etch stop layer; forming sidewall spacers (22) in the emitter window; and filling the emitter window with an emitter material (24). A bipolar transistor manufactured in accordance with this method and an IC comprising one or more of such bipolar transistors are also disclosed.Type: GrantFiled: February 11, 2014Date of Patent: February 3, 2015Assignee: NXP, B.V.Inventors: Evelyne Gridelet, Johannes Josephus Theodorus Marinus Donkers, Tony Vanhoucke, Petrus Hubertus Cornelis Magnee, Hans Mertens, Blandine Duriez
-
Patent number: 8946872Abstract: A method for producing a semiconductor includes providing a p-doped semiconductor body having a first side and a second side; implanting protons into the semiconductor body via the first side to a target depth of the semiconductor body; bonding the first side of the semiconductor body to a carrier substrate; forming an n-doped zone in the semiconductor body by heating the semiconductor body such that a pn junction arises in the semiconductor body; and removing the second side of the semiconductor body at least as far as a space charge zone spanned at the pn junction.Type: GrantFiled: October 16, 2012Date of Patent: February 3, 2015Assignee: Infineon Technologies Austria AGInventors: Anton Mauder, Hans-Joachim Schulze, Helmut Strack, Hans-Joerg Timme, Wolfgang Werner
-
Patent number: 8927379Abstract: A method of forming a heterojunction bipolar transistor. The method includes providing a structure comprising at least an intrinsic base region and an emitter pedestal region. A stack is formed on the intrinsic base region. The stack comprises a polysilicon layer and a top sacrificial oxide layer. A trench is formed in the structure. The trench circumscribes the intrinsic base region and the stack. An extrinsic base is formed at two regions around the stack. The extrinsic base is formed by a selective epitaxial growth process to create a bridge over the trench. The bridge connects the two regions. An opening is provided in the stack. The opening exposes a portion of the intrinsic base region. An emitter is formed in the opening.Type: GrantFiled: September 26, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: James W. Adkisson, Kevin K. Chan, David L. Harame, Qizhi Liu, John J. Pekarik
-
Publication number: 20140162426Abstract: Disclosed is a method of manufacturing a bipolar transistor, comprising providing a substrate (10) comprising a first isolation region (12) separated from a second isolation region by an active region (11) comprising a collector impurity; forming a layer stack over said substrate, said layer stack comprising a base layer (14, 14?), a silicon capping layer (15) over said base layer and a silicon-germanium (SiGe) base contact layer (40) over said silicon capping layer; etching the SiGe base contact layer to form an emitter window (50) over the collector impurity, wherein the silicon emitter cap layer is used as etch stop layer; forming sidewall spacers (22) in the emitter window; and filling the emitter window with an emitter material (24). A bipolar transistor manufactured in accordance with this method and an IC comprising one or more of such bipolar transistors are also disclosed.Type: ApplicationFiled: February 11, 2014Publication date: June 12, 2014Applicant: NXP B.V.Inventors: Evelyne Gridelet, Johannes Josephus Theodorus Marinus Donkers, Tony Vanhoucke, Petrus Hubertus Cornelis Magnee, Hans Mertens, Blandine Duriez
-
Publication number: 20130087799Abstract: Disclosed is a method of manufacturing a bipolar transistor, comprising providing a substrate (10) comprising a first isolation region (12) separated from a second isolation region by an active region (11) comprising a collector impurity; forming a layer stack over said substrate, said layer stack comprising a base layer (14, 14?), a silicon capping layer (15) over said base layer and a silicon-germanium (SiGe) base contact layer (40) over said silicon capping layer; etching the SiGe base contact layer to form an emitter window (50) over the collector impurity, wherein the silicon emitter cap layer is used as etch stop layer; forming sidewall spacers (22) in the emitter window; and filling the emitter window with an emitter material (24). A bipolar transistor manufactured in accordance with this method and an IC comprising one or more of such bipolar transistors are also disclosed.Type: ApplicationFiled: September 14, 2012Publication date: April 11, 2013Applicant: NXP B.V.Inventors: Evelyne GRIDELET, Johannes Josephus Theodorus Marinus DONKERS, Tony VANHOUCKE, Petrus Hubertus Cornelis MAGNEE, Hans MERTENS, Blandine DURIEZ
-
Patent number: 8258545Abstract: An integrated circuit includes a bipolar transistor disposed over a substrate. The bipolar transistor includes a base electrode disposed around at least one germanium-containing layer. An emitter electrode is disposed over the at least one germanium-containing layer. At least one isolation structure is disposed between the emitter electrode and the at least one germanium-containing layer. A top surface of the at least one isolation structure is disposed between and electrically isolating a top surface of the emitter electrode from a top surface of the at least one germanium-containing layer.Type: GrantFiled: March 14, 2011Date of Patent: September 4, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Tung Huang, Chun-Tsung Kuo, Shih-Chang Liu, Yeur-Luen Tu
-
Patent number: 8133791Abstract: The invention relates to a method according to the part of the surface of the semiconductor body adjoining the opening and which is to be kept free is provided with a cover layer after which the high-crystalline layer is formed by means of a deposition process. The material of the cover layer can then easily be chosen such that it can be selectively etched relative to the silicon underneath. In addition, the cover layer can easily be selectively deposited on the relevant part of the surface because use can be made of an anisotropic deposition process. In such a process the cover layer is not deposited in the hollow and on the bottom of the hollow. It will be apparent that for the high-crystalline layer also other materials can be chosen such as SiGe having such low Ge contents that the SiGe cannot be etched selectively very well compared to the Silicon.Type: GrantFiled: June 12, 2007Date of Patent: March 13, 2012Assignee: NXP B.V.Inventors: Erwin B. Hijzen, Philippe Meunier-Bellard, Johannes J. T. M. Donkers
-
Patent number: 7980876Abstract: A system includes an integrated circuit card, a tray configured to receive the integrated circuit card, a connector, and a housing configured to receive the connector. The housing is configured to attach to a mobile communication device, the connector is configured to couple the tray and the integrated circuit card to the mobile communication device, the tray includes one or more one way snaps that are configured to lock the tray and the integrated circuit card to one or more of the connector, the housing, and the mobile communication device, and the tray includes a means for engaging and damaging one or more leads on the connector when attempts are made to disengage the tray and the integrated circuit card from the connector.Type: GrantFiled: January 17, 2008Date of Patent: July 19, 2011Assignee: Sasken Communication Technologies LimitedInventors: Annappa Bombale, Murali Mohan, Sadhu Sharan Prasad, Siddharth Gaikwad
-
Publication number: 20100320571Abstract: A bipolar transistor structure and a method for fabricating the bipolar transistor structure include: (1) a collector structure located at least in-part within a semiconductor substrate; (2) a base structure contacting the collector structure; and (3) an emitter structure contacting the base structure. The interface of the emitter structure and the base structure includes an oxygen impurity and at least one impurity selected from the group consisting of a fluorine impurity and a carbon impurity, to enhance performance of a bipolar transistor within the bipolar transistor structure. The impurities may be introduced into the interface by plasma etch treatment, or alternatively a thermal treatment followed by an anhydrous ammonia and hydrogen fluoride treatment, of a base material from which is comprised the base structure.Type: ApplicationFiled: June 22, 2009Publication date: December 23, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John J. Benoit, Mattias E. Dahlstrom, Mark D. Dupuis, Peter B. Gray, Anthony K. Stamper
-
Patent number: 7618871Abstract: For the production of an improved bipolar transistor comprising a low-resistance base terminal, a dielectric layer is deposited over the semiconductor substrate and is highly doped via an implantation mask. In a subsequent controlled thermal step, the dopant is then indiffused into the semiconductor substrate from the dielectric layer serving as a dopant repository. This gives rise to a low-resistance region with which the extrinsic base can be defined carefully.Type: GrantFiled: January 19, 2005Date of Patent: November 17, 2009Assignee: Austriamicrosystems AGInventors: Gerald Meinhardt, Jochen Kraft
-
Patent number: 7544577Abstract: The present invention relates to a high performance heterojunction bipolar transistor (HBT) having a base region with a SiGe-containing layer therein. The SiGe-containing layer is not more than about 100 nm thick and has a predetermined critical germanium content. The SiGe-containing layer further has an average germanium content of not less than about 80% of the predetermined critical germanium content. The present invention also relates to a method for enhancing carrier mobility in a HBT having a SiGe-containing base layer, by uniformly increasing germanium content in the base layer so that the average germanium content therein is not less than 80% of a critical germanium content, which is calculated based on the thickness of the base layer, provided that the base layer is not more than 100 nm thick.Type: GrantFiled: August 26, 2005Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Thomas N. Adam, Dureseti Chidambarrao
-
Patent number: 7541249Abstract: A process for producing a base connection of a bipolar transistor is provided. The process includes the steps of providing a semiconductor structure that can include a three-dimensional sacrificial structure that is selectively removable with respect to adjacent regions. A first semiconductor layer and a second layer of dielectric material is deposited. The first semiconductor layer is partially exposed by partial removal of the second layer. A first reaction layer is deposited that, together with the first semiconductor layer forms reaction products, which are selectively removable with respect to adjacent regions. Remaining material of the first reaction layer that has not reacted with the material of the first semiconductor layer is removed. A second reaction layer is deposited that, with the first semiconductor layer, forms a low-resistivity compound. Remaining material of the second reaction layer that has not reacted with the material of the first semiconductor layer is removed.Type: GrantFiled: March 31, 2005Date of Patent: June 2, 2009Assignee: Atmel Germany GmbHInventor: Christoph Bromberger
-
Patent number: 7491617Abstract: A transistor having minimized parasitics is provided including an emitter having a recessed extrinsic emitter portion atop an intrinsic emitter portion; a base including an intrinsic base portion in electrical contact with the intrinsic emitter portion and an extrinsic base portion in electrical contact with the intrinsic base portion and electrically isolated from the recessed extrinsic emitter portion by a set of emitter/base spacers; and a collector in electrical contact with the intrinsic base portion. The transistor may further include extrinsic base having top surfaces entirely silicided to the emitter/base spacer. Additionally, the transistor may include a base window opening within the transistor's active area. Methods of forming the above-described transistor are also provided.Type: GrantFiled: June 18, 2007Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: David R. Greenberg, Shwu-Jen Jeng
-
Patent number: 7338848Abstract: According to an exemplary embodiment, a method includes providing a silicon-on-insulator substrate including a buried oxide layer situated over a bulk silicon substrate and a silicon layer situated over the buried oxide layer. A trench is formed in the silicon layer and the buried oxide layer, where the trench exposes a portion of the bulk silicon substrate, and where the trench is situated adjacent to an optical region of said silicon-on-insulator substrate. According to this exemplary embodiment, an epitaxial layer is formed on the exposed portion of the bulk silicon substrate in the trench. The epitaxial layer and the bulk silicon substrate form a bulk silicon electronic region of the silicon-on-insulator substrate.Type: GrantFiled: October 20, 2004Date of Patent: March 4, 2008Assignee: Newport Fab, LLCInventor: Paul H Kempf
-
Patent number: 7339254Abstract: According to an exemplary embodiment, a structure includes a silicon-on-insulator substrate including a buried oxide layer situated over a bulk silicon substrate and a silicon layer situated over the buried oxide layer. The structure further includes a trench formed in the silicon layer and the buried oxide layer, where the trench has a bottom surface and a first and a second sidewall, and where the trench is situated adjacent to an optical region of the silicon-on-insulator substrate. According to this exemplary embodiment, the structure further includes an epitaxial layer situated in the trench and situated on the bulk silicon substrate, where the epitaxial layer and the bulk silicon substrate form a bulk silicon electronic region of the silicon-on-insulator substrate. The structure further includes a base of a bipolar transistor situated on the epitaxial layer, where the base can be silicon-germanium.Type: GrantFiled: December 20, 2004Date of Patent: March 4, 2008Assignee: Newport Fab, LLCInventor: Paul H. Kempf
-
Patent number: 7279769Abstract: To suppress occurrence of dislocation in a substrate of a semiconductor device at an end portion of a gate electrode. Provided is a semiconductor device having a plurality of element formation regions formed over the main surface of a semiconductor substrate, an element isolation trench located between the element formation regions and having an element isolation insulating film embedded therein, and a gate insulating film, a gate electrode and a plurality of interconnect layers formed thereabove, each formed in the element formation region, wherein the element isolation trench has a thermal oxide film formed between the semiconductor substrate and the element isolation insulating film, and the element isolation film has a great number of micro-pores formed inside thereof and is more porous than the thermal oxide film.Type: GrantFiled: May 25, 2005Date of Patent: October 9, 2007Assignee: Renesas Technology Corp.Inventors: Norio Ishitsuka, Jun Tanaka, Tomio Iwasaki, Hiroyuki Ohta
-
Patent number: 7118982Abstract: An emitter includes an electron source and a cathode. The cathode has an emissive surface. The emitter further includes a continuous anisotropic conductivity layer disposed between the electron source and the emissive surface of the cathode. The anisotropic conductivity layer has an anisotropic sheet resistivity profile and provides for substantially uniform emissions over the emissive surface of the emitter.Type: GrantFiled: September 7, 2004Date of Patent: October 10, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: Alexander Govyadinov, Michael J. Regan
-
Patent number: 7087925Abstract: In one embodiment, a matrix of free-standing semiconductor shapes are oxidized to form a low capacitance isolation tub. The adjacent rows of shapes in the matrix are offset with respect to each to minimize air gap and void formation during tub formation. In a further embodiment, the spacing between adjacent rows is less than the spacing between shapes within a row.Type: GrantFiled: February 9, 2004Date of Patent: August 8, 2006Assignee: Semiconductor Components Industries, L.L.C.Inventor: Gordon M. Grivna
-
Patent number: 7042701Abstract: A high-voltage stacked capacitor includes a first capacitor and a second capacitor. Each capacitor includes a first plate having a first semiconductive body and a second plate having a floating electrode. The first and second semiconductive bodies are electrically isolated from each other. The floating electrode includes an intercapacitor node configured to self-adjust to a value less than a working voltage impressed on the stacked capacitor.Type: GrantFiled: September 1, 2004Date of Patent: May 9, 2006Assignee: Impinj, Inc.Inventors: Christopher J. Diorio, Frederic J. Bernard
-
Patent number: 6930010Abstract: A conductive structure provides a conductive path from a first region in a semiconductor material to a second spaced apart region in the semiconductor material by forming one or more trenches between the first and second regions, and implanting a dopant into the bottom surfaces of the trenches to form a continuous conductive path.Type: GrantFiled: September 27, 2004Date of Patent: August 16, 2005Assignee: National Semiconductor CorporationInventors: William M. Coppock, Charles A. Dark
-
Patent number: 6815801Abstract: The present invention provides a vertical bipolar transistor 110, a method of manufacture therefor, and an integrated circuit including the same. The vertical bipolar transistor 110 may include, in one embodiment, a second epitaxial layer 140 located over a first epitaxial layer 130, wherein the second epitaxial layer includes at least two dopant profiles 143, 147. The vertical bipolar transistor 110 may further include a collector 154, a base 156 and an emitter 158 located over or within the second epitaxial layer 140.Type: GrantFiled: February 28, 2003Date of Patent: November 9, 2004Assignee: Texas Instrument IncorporatedInventors: Gregory G. Romas, Darrel C. Oglesby, Jr., Scott F. Jasper, Philip Najfus, Venkatesh Govindaraju, ChunLiang Yeh, James Lisenby
-
Patent number: 6784065Abstract: A low-power bipolar transistor is formed to have an intrinsic emitter region with a sub-lithographic width, and an oxide layer that is self aligned to an overlying extrinsic emitter. The small extrinsic emitter region reduces the maximum current that can flow through the transistor, while the self-aligned oxide layer and extrinsic emitter reduces the base-to-emitter junction size and device performance variability across the wafer.Type: GrantFiled: June 15, 2001Date of Patent: August 31, 2004Assignee: National Semiconductor CorporationInventor: Abdalla Aly Naem
-
Publication number: 20040048425Abstract: A semiconductor memory device comprising: an SOI substrate having a thin silicon layer on top of a buried insulator; and an SRAM comprising four NFETs and two PFETs located in the thin silicon layer, each the NFET and PFET having a body region between a source region and a drain region, wherein the bodies of two of the NFETs are electrically connected to ground. Additionally, the bodies of the two PFETs are electrically connected to VDD.Type: ApplicationFiled: August 14, 2003Publication date: March 11, 2004Inventors: Fariborz Assaderaghi, Andres Bryant, Peter E. Cottrell, Robert J. Gauthier, Randy W. Mann, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6686250Abstract: A self-aligned bipolar transistor and a method of formation thereof are provided. The bipolar transistor has an emitter region characterized by a y-shaped structure formed from bilayer polysilicon. The bilayer polysilicon includes a first polysilicon emitter structure and a second polysilicon emitter structure. The method of forming the bipolar transistor includes forming an emitter stack on a substrate. The emitter stack comprises the first polysilicon emitter structure and a plug structure. The emitter stack defines the substrate into a masked portion and exposed adjacent portions. The exposed adjacent portions are selectively doped with a dopant to define an extrinsic base region, wherein the dopant is blocked from entering the masked portion. After selectively doping the extrinsic base region, the plug structure is removed from the emitter stack and the second polysilicon emitter structure is formed on the first polysilicon emitter structure to define the emitter region of the bipolar transistor.Type: GrantFiled: November 20, 2002Date of Patent: February 3, 2004Assignee: Maxim Integrated Products, Inc.Inventors: Alexander Kalnitsky, Michael Rowlandson, Fanling H. Yang, Sang Park, Robert F. Scheer
-
Patent number: 6656812Abstract: A vertical bipolar transistor includes a semiconductor substrate, an extrinsic collector layer in the semiconductor substrate, an intrinsic collector on the extrinsic collector, a lateral isolating region surrounding an upper part of the intrinsic collector, an offset extrinsic collector well, a base including a semiconductor region above the intrinsic collector and above the lateral isolating region including at least one silicon layer, and a doped emitter surrounded by the base. The doped emitter may include first and second parts. The first part may be formed from single-crystal silicon and in direct contact with the upper surface of the semiconductor region in a predetermined window in the upper surface above the intrinsic collector. The second part may be formed from polycrystalline silicon. The two parts of the emitter may be separated by a separating oxide layer spaced apart from the emitter-base junction of the transistor.Type: GrantFiled: November 21, 2000Date of Patent: December 2, 2003Assignee: STMicroelectronics SAInventors: Michel Marty, Didier Dutartre, Alain Chantre, Sébastien Jouan, Pierre Llinares
-
Publication number: 20030119270Abstract: The present invention provides a method of manufacturing a bipolar transistor. The method may comprise forming a collector in a semiconductor wafer substrate, forming a base in the collector, implanting an oxide region withing said collector and over the base, and forming an emitter over the substrate such that the oxide region is located between the emitter and the base.Type: ApplicationFiled: December 21, 2001Publication date: June 26, 2003Applicant: Agere Systems Guardian CorporationInventors: Alan Sangone Chen, Yih-Feng Chyan, Chung Wai Leung, Yi Ma, William John Nagy
-
Publication number: 20030109109Abstract: A non-uniform depth base-emitter junction, with deeper junction at the lateral portions of the emitter, preferably coupled with a recessed and raised extrinsic base, bipolar transistor, and a method of making the same. The bipolar transistor includes a substrate, a silicon germanium layer formed on the substrate, a collector layer formed on the substrate, a recessed and raised extrinsic base layer formed on the silicon germanium layer, and a silicon pedestal on which an emitter layer is formed. The emitter has non-uniform depths into the base layer.Type: ApplicationFiled: December 6, 2001Publication date: June 12, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gregory G. Freeman, Jae-Sung Rieh
-
Patent number: 6531369Abstract: A Heterojunction Bipolar Transistor (HBT) is provided where the SiGe base region is formed through selective deposition, after the formation of the base electrode layer and the emitter window. A sacrificial oxide layer is deposited between the collector and base electrode. The contact to the SiGe base is made at an extrinsic area, underneath the base electrode, after removal of the sacrificial oxide. The SiGe is covered with a temporary oxide layer during further processes, and this protective layer is removed immediately before the deposition of the emitter material. The selective deposition of the SiGe at a relatively late stage of the fabrication process helps insure that the film remains free of the stresses which can degrade electron mobility. A process of fabricating the above-described HBT device is also provided.Type: GrantFiled: February 14, 2002Date of Patent: March 11, 2003Assignee: Applied Micro Circuits CorporationInventors: Cengiz S. Ozkan, Abderrahmane Salmi
-
Patent number: 6506655Abstract: A method of manufacturing a bipolar transistor in an N-type semiconductor substrate, including the steps of depositing a first base contact polysilicon layer and doping it; depositing a second silicon oxide layer; forming in the first and second layers an opening; annealing to form a third thin oxide layer and harden the second oxide layer; implanting a P-type dopant; depositing a fourth silicon nitride layer; depositing a fifth silicon oxide layer and etching it; anisotropically etching the fifth, fourth, and third layers; performing cleanings during which the fifth layer is reetched and takes a flared profile; depositing a sixth polysilicon layer; and implanting an N-type dopant.Type: GrantFiled: March 2, 2000Date of Patent: January 14, 2003Assignee: STMicroelectronics S.A.Inventors: Yvon Gris, Germaine Troillard
-
Publication number: 20020182817Abstract: A resist mark for measuring the accuracy of overlay of a photomask disposed on a semiconductor wafer, includes a first measurement mark having a first opening, formed on the substrate, an intermediate layer formed on the first measurement mark and in the first opening, a frame-shaped second measurement mark formed on the intermediate layer, and a third measurement mark that is spaced from the second measurement mark toward the outside, formed on the intermediate layer. The second measurement mark has a width which is short enough not to be influenced by a deformation caused by the thermal flow phenomenon.Type: ApplicationFiled: July 17, 2002Publication date: December 5, 2002Inventors: Akiyuki Minami, Satoshi Machida
-
Publication number: 20020182816Abstract: Methods are disclosed for forming shaped structures from silicon and/or germanium containing material with a material removal process that is selective to low stress portions of the material. In general, the method initially provides a layer of the material on a semiconductor substrate. The material, which has uniform stress therein, is then masked, and the stress in a portion of the material is reduced, such as by implanting ions into an unmasked portion. The mask is removed, and either the high stress masked portion or the low stress unmasked portion of the material is selectively removed, preferably by an etching process. The portion of the material not removed remains and forms a shaped structure. The various methods are used to form raised shaped structures, shaped openings, polysilicon plugs, capacitor storage nodes, surround-gate transistors, free-standing walls, interconnect lines, trench capacitors, and trench isolation regions.Type: ApplicationFiled: July 11, 2002Publication date: December 5, 2002Inventors: Zhiqiang Wu, Li Li, Thomas A. Figura, Kunal R. Parekh, Pai-Hung Pan, Alan R. Reinberg, Kin F. Ma
-
Patent number: 6461926Abstract: A memory cell is provided. The memory cell includes a field-effect transistor having a source region, a drain region and a gate coupled to a wordline. The memory cell also includes a vertical bipolar junction transistor that is biased for use of the reverse base current effect to store data. The bipolar junction transistor has an emitter region formed within a source/drain region of the field-effect transistor. The emitter region is self-aligned with a minimum dimension isolation region adjacent to the memory cell and is coupled to a ground line. A portion of the source/drain region acts as the base of the bipolar junction transistor.Type: GrantFiled: August 21, 2001Date of Patent: October 8, 2002Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Publication number: 20020123200Abstract: A slot antenna plate is placed on a second dielectric for radiating microwave into a chamber interior, the slot antenna plate being provided on a side of the second dielectric that faces the chamber interior. The slot antenna plate is made of conductor and includes slots for passing the microwave therethrough to the chamber interior. In this way, a plasma processing apparatus is provided generating plasma by microwave, the plasma processing apparatus capable of easily adjusting ion irradiation energy for a material to be processed to achieve uniform plasma processing for the material within the plane of the material.Type: ApplicationFiled: December 3, 2001Publication date: September 5, 2002Inventors: Naoko Yamamoto, Tatsushi Yamamoto, Masaki Hirayama, Tadahiro Ohmi
-
Patent number: 6444536Abstract: In accordance with the invention, a bipolar transistor is fabricated by disposing a sacrificial layer over the conventional semiconductor workpiece. The sacrificial layer is patterned into a stripe corresponding to the emitter stripe, and the base contacts are formed in relation to the sacrificial stripe. The stripe is removed, and the base and emitter are formed. In the preferred embodiment, the sacrificial layer is a stack of layers providing etch selectivity.Type: GrantFiled: July 8, 1999Date of Patent: September 3, 2002Assignee: Agere Systems Guardian Corp.Inventor: Ian Wakefield Wylie
-
Patent number: 6440810Abstract: In the fabrication of a silicon bipolar transistor, a method for forming base regions and for opening an emitter window is provided. A silicon substrate is provided with suitable device isolation. A first base region is formed in or on top of the substrate. A thin layer of oxide is formed on the first base region. A layer of silicon is formed on top of the thin oxide layer, the silicon layer is to be a second base region. The silicon layer is ion implanted. A layer of a dielectric is formed on top of the silicon layer, the dielectric is to isolate base and emitter regions of the transistor. The obtained structure is patterned in order to define the emitter window. The structure inside the defined emitter window area is etched and through the dielectric and silicon layers, wherein the thin oxide layer is used as etch stop, thus forming the emitter window. The structure is subsequently heat treated and thus break up the oxide such that the first and second base regions will contact each other.Type: GrantFiled: November 24, 2000Date of Patent: August 27, 2002Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Ted Johansson, Hans Norström
-
Patent number: 6432789Abstract: The present invention relates to an integrated circuit including a lateral well isolation bipolar transistor. A first portion of the upper internal periphery of the insulating well is hollowed and filled with polysilicon having the same conductivity type as the transistor base, to form a base contacting region. A second portion of the upper internal periphery of the insulating well is hollowed and filled with polysilicon having the same conductivity type as the transistor emitter, to form an emitter contacting region.Type: GrantFiled: November 30, 2000Date of Patent: August 13, 2002Assignee: SGS-Thomson Microelectronics S.AInventor: Yvon Gris
-
Patent number: 6362065Abstract: The present invention relates to a method of forming a bipolar transistor or a heterojunction bipolar transistor. The method comprises forming a collector region associated with a semiconductor substrate, and forming a base region base region over at least a portion of the collector region. The method further comprises forming a diffusion blocking layer over the base region, and forming an emitter polysilicon region over the diffusion blocking layer. The diffusion blocking layer reduces an amount of diffusion from the emitter polysilicon region into the base region, thereby allowing improved process control and emitter/base doping profile, leading to improved transistor performance. In addition, the present invention relates to a heterojunction bipolar transistor, and comprises a collector region, and a graded profile SiGe base layer overlying the collector region.Type: GrantFiled: February 26, 2001Date of Patent: March 26, 2002Assignee: Texas Instruments IncorporatedInventors: Leland S. Swanson, Gregory E. Howard
-
Patent number: 6319743Abstract: Semiconductor piezoresistive sensors are formed by a process using selective laser activation of a doped semiconductor surface. The substrate is a flexible membrane such as a diaphragm or bellows. A layer of insulative dielectric material is first applied to the substrate. A layer of highly resistive doped semiconductor material is then deposited on top of the dielectric layer. Through the use of an alignment device one or more piezoresistive sensors are formed by use of laser annealing of selected areas of the semiconductor material such that the annealed areas have a resistance suitable for use as sensors. Metal contacts are then applied over the end portions of sensors and form an electrical connection to the sensors. The non-annealed portions of doped semiconductor layer act as insulators between the formed piezoresistive sensors.Type: GrantFiled: April 14, 1999Date of Patent: November 20, 2001Assignee: Mykrolis CorporationInventors: Robert B. Marchant, Majid Fazeli
-
Patent number: 6306695Abstract: An ESD protection circuit that will prevent internal circuits of an integrated circuit is formed on a semiconductor substrate to prevent damage during extreme voltage levels from an ESD voltage source and is connected to an input/output pad. A plurality of drains of multiple MOS FET's is formed within the surface of the semiconductor substrate and are each connected to the input/output pad. A plurality of sources of the multiple MOS FET's is formed within the surface of the semiconductor substrate and are placed at a distance from the plurality of drains and are connected to a ground reference potential. Pairs of the plurality of sources are adjacent to each other. A plurality of isolation regions placed between each source of the pairs of sources and are allowed to float. The multiple MOS FET's have a plurality of parasitic bipolar junction transistors.Type: GrantFiled: September 27, 1999Date of Patent: October 23, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jian-Hsing Lee, Jiaw-Ren Shih, Shui-Hung Chen, Yi-Hsun Wu
-
Publication number: 20010015470Abstract: A bipolar transistor is vertically isolated from underlying silicon by an isolation layer of conductivity type opposite that of the collector. This isolation layer lies beneath the heavily doped buried layer portion of the collector, and is formed either by ion implantation prior to epitaxial growth of well regions, or by high energy ion implantation into the substrate prior to formation of the well and the heavily doped buried collector layer. Utilization of trench lateral isolation extending into the semiconductor material beyond the isolation layer permits blanket implant of the isolation layer, obviating the need for an additional masking step.Type: ApplicationFiled: February 5, 2001Publication date: August 23, 2001Applicant: NATIONAL SEMICONDUCTOR CORPORATIONInventor: Haydn James Gregory
-
Patent number: 6277701Abstract: A memory cell is provided. The memory cell includes a field-effect transistor having a source region, a drain region and a gate coupled to a wordline. The memory cell also includes a vertical bipolar junction transistor that is biased for use of the reverse base current effect to store data. The bipolar junction transistor has an emitter region formed within a source/drain region of the field-effect transistor. The emitter region is self-aligned with a minimum dimension isolation region adjacent to the memory cell and is coupled to a ground line. A portion of the source/drain region acts as the base of the bipolar junction transistor.Type: GrantFiled: March 23, 2000Date of Patent: August 21, 2001Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Publication number: 20010002061Abstract: An emitter contact structure including a silicon substrate having a collector region, a base region within the collector region, and an emitter region within the base region. A base polysilicon layer positioned on the silicon substrate in contact with the base region and defining an aperture, with side walls, exposing the base and emitter regions of the silicon substrate. A spacer extending upwardly from the silicon substrate and formed to cover the side walls, the spacer covering the base region and partially covering the emitter region. An emitter polysilicon layer positioned entirely within the aperture in engagement with the emitter region, the spacer and the substrate without overlapping the base polysilicon layer.Type: ApplicationFiled: December 14, 2000Publication date: May 31, 2001Inventor: F. Scott Johnson
-
Patent number: 6184102Abstract: The present invention relates to an integrated circuit including a lateral well isolation bipolar transistor. A first portion of the upper internal periphery of the insulating well is hollowed and filled with polysilicon having the same conductivity type as the transistor base, to form a base contacting region. A second portion of the upper internal periphery of the insulating well is hollowed and filled with polysilicon having the same conductivity type as the transistor emitter, to form an emitter contacting region.Type: GrantFiled: December 8, 1997Date of Patent: February 6, 2001Assignee: SGS-Thomson Microelectronics S.A.Inventor: Yvon Gris
-
Patent number: 6180442Abstract: The present invention relates to a method for fabricating an integrated circuit including an NPN-type bipolar transistor, including the steps of defining a base-emitter location of the transistor with polysilicon spacers resting on a silicon nitride layer; overetching the silicon nitride under the spacers; filling the overetched layer with highly-doped N-type polysilicon; depositing an N-type doped polysilicon layer; and diffusing the doping contained in the third and fourth layers to form the emitter of the bipolar transistor.Type: GrantFiled: November 13, 1997Date of Patent: January 30, 2001Assignee: SGS-Thomson Microelectronics S.A.Inventor: Yvon Gris
-
Patent number: 6156594Abstract: The present invention relates to a method for fabricating an integrated circuit including MOS transistors and a bipolar transistor of NPN type, including the steps of: forming the MOS transistors, covering the entire structure with a protection layer, opening the protection layer at the base-emitter location of the bipolar transistor, forming a first P-type doped layer of polysilicon, a second layer of silicon nitride and a second oxide layer, opening these last three layers at the center of the emitter-base region of the bipolar transistor, and depositing a third silicon nitride layer, forming spacers, removing the apparent parts of the third layer of silicon nitride, and depositing a third N-type doped polysilicon layer.Type: GrantFiled: November 13, 1997Date of Patent: December 5, 2000Assignee: SGS-Thomson Microelectronics S.A.Inventor: Yvon Gris
-
Patent number: 6153488Abstract: A method for producing a semiconductor device including a bipolar transistor, has the steps of: forming an element isolating region in a major surface of a semiconductor substrate to define an element forming region to form a collector region in the element forming region surrounded by the element isolating region; allowing the epitaxial growth of a semiconductor layer on the major surface of the semiconductor substrate to form a base region of the semiconductor layer on the collector region; forming a growth inhibiting film on a region forming the base region of the semiconductor layer; removing the growth inhibiting film to expose a part of the semiconductor layer; covering the upper surface and side wall of the conductive film, which is exposed in the predetermined region, with an insulator film; covering the side wall of the conductive film, which is exposed in the predetermined region; and forming an emitter region in a surface region of the predetermined region of the semiconductor layer, which is surroType: GrantFiled: January 14, 1999Date of Patent: November 28, 2000Assignee: Kabushiki Kaisha ToshibaInventor: Chihiro Yoshino
-
Patent number: 5928964Abstract: A system and method is provided for anisotropically etching a silicon nitride layer (12) in an ion-assisted plasma reactor. A chuck (34) supports a photoresist layer (10), the silicon nitride layer (12), and a semiconductor water (14). A chuck temperature controller (36) is provided for adjusting the temperature of the chuck (34) to either increase or decrease the etch bias of the silicon nitride layer (12) to achieve an optimal etch bias.Type: GrantFiled: December 18, 1996Date of Patent: July 27, 1999Assignee: Texas Instruments IncorporatedInventor: Keith J. Brankner
-
Patent number: 5899723Abstract: In fabricating a bipolar transistor, semiconductor dopant is introduced into a semiconductor body during a base doping operation to define a doped region, that forms a PN junction with adjoining semiconductor material and abuts a slanted sidewall of a field insulating region. The doped region constitutes a base region for the transistor. The base doping operation entails ion implanting the dopant into the body at a tilt angle of at least 15.degree. relative to the vertical. The minimum lateral base thickness and, the minimum sidewall base thickness increase relative to the minimum vertical base thickness. As a result, the magnitude of the collector-to-emitter breakdown voltage typically increases. The minimum lateral, sidewall, and vertical base thicknesses vary with the tilt angle and base-implant energy in such a manner that the minimum lateral base thickness and the minimum sidewall base thickness are separately controllable from the minimum vertical base thickness.Type: GrantFiled: February 21, 1997Date of Patent: May 4, 1999Assignee: National Semiconductor CorporationInventors: Hung-Sheng Chen, Chih Sieh Teng
-
Patent number: 5846868Abstract: An embodiment of the present invention is a process for semiconductor device having a silicon substrate. The process comprises positioning at least one field implant mask and field implanting a silicon substrate around a bipolar active region in a substrate such that boron atoms are blocked out of an active region, and only the field region surrounding the active area is implanted, the implanting such that a predetermined layout area of a semiconductor device does not need to be increased to compensate for a BV.sub.bso problem.Type: GrantFiled: May 31, 1995Date of Patent: December 8, 1998Assignee: Integrated Device Technology, Inc.Inventors: Chuen-Der Lien, Kyle Wendell Terrill