Patents Represented by Attorney C. Alan McClure
-
Patent number: 5729285Abstract: This is a monolithic infrared detector readout circuit for a capacitive sensing element 111 wherein a high gain preamplifier 115 is biased by a large bias element 113, e.g. on the order of 10.sup.12 ohms. The output of the preamplifier 115 is band-limited by a low pass single-pole filter 117 having a high value resistive element 119, e.g. on the order of 10.sup.9 ohms, and then is clamped by a clamp circuit 131 to a stable reference in a manner that doubles the amplitude of the signal and minimizes low frequency bias shifts and fixed pattern noise. The output of the clamp circuit 131 is buffered by buffer 123 prior to being multiplexed by row address signals. The output from a multiplex switch 125 is then applied to the column line for output to a video circuit or the like.Type: GrantFiled: June 7, 1995Date of Patent: March 17, 1998Assignee: Texas Instruments IncorporatedInventors: Kirk D. Peterson, Dana Dudley, Kevin N. Sweetser
-
Patent number: 5729713Abstract: The hit rate of a cache memory (43) is improved by monitoring data transfer commands on a command bus (51) by Non-Cache circuitry (45A). Cache data replacements are inhibited after a consecutive sequence of data transfers which exceeds a threshold number of data transfers are detected by Non-Cache circuitry (45A). The threshold number is selected to be an amount of data transfers which is large enough to imply that a large block of data is being transferred. Such large data blocks tend to flush the cache and reduce subsequent cache hit rate. Other sources of cache inhibit signals may be included, such as System Cache Enable (SKEN), to inhibit caching for other reasons, such as when non-cacheable areas such as video memory are being accessed. Inhibiting useless cache data replacements in this manner improves hit rate and reduces power consumption.Type: GrantFiled: March 27, 1995Date of Patent: March 17, 1998Assignee: Texas Instruments IncorporatedInventor: Thomas Leyrer
-
Patent number: 5729556Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: April 26, 1993Date of Patent: March 17, 1998Assignee: Texas InstrumentsInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Karen L. Walker, Shiu Wai Kam
-
Patent number: 5724248Abstract: An electronic device includes an electronic circuit having points for introducing power supply voltage, ground return, and at least one output. A keyless device package holds the electronic circuit, and the keyless device package is subject to misorientation. Terminals, including terminals for power supply voltage, the ground return and the output, are connected to the electronic circuit and secured to the device package. The terminals are distributed on the device package so that a turning reorientation of the entire electronic device translates the terminals to each other only in a way which prevents electrical stress to the electronic circuit due to possible misorientation of the electronic device under test. Other devices, systems and methods are also disclosed.Type: GrantFiled: July 22, 1992Date of Patent: March 3, 1998Assignee: Texas Instruments IncorporatedInventor: Peter N. Ehlig
-
Patent number: 5699087Abstract: A method is provided for accessing data stored in memory (76). First data appearing at outputs (102) of memory (76) are read during a first reading cycle in a sequence of reading cycles, the first data retrieved from a first location in memory (76) corresponding to a first address. At the end of the first reading cycle, the first address is stepped to produce a second address corresponding to a second location in memory (76). During an idle period following the first reading cycle and prior to a second reading cycle occurring next in the sequence of reading cycles, second data is prefetched from the second location in memory (76) such that the second data appears at the bitlines (102) of memory (76) at the start of the second reading cycle.Type: GrantFiled: November 3, 1994Date of Patent: December 16, 1997Assignee: Texas InstrumentsInventors: William R. Krenik, Louis J. Izzi
-
Patent number: 5694588Abstract: A synchronous vector processor (SVP) device (102) has a plurality of processing elements (150) which are comprised of an RF1 register (166), an ALU (164) and an RF0 (158). The processing elements are operable to be disposed between the data input register DIR (154) and the data output register (DOR) (168) to process data therebetween. Data is received in DIR (154), transferred to the processing elements (150), processed and then output to the DOR (168). A fast response clock operates the DIR (154) such that the jitter on the input signal is tracked. The Read clock on the DOR (168) is a stable clock. Data transferred between the DIR (154) and the DOR (168) is buffered in an elastic buffer to provide a time based compensation (TBC). To facilitate this, a buffer is implemented in either the RF1 (168) or the RF0 (158). A dual global rotation pointer is provided to generate two pointers that are asynchronous.Type: GrantFiled: March 14, 1995Date of Patent: December 2, 1997Assignee: Texas Instruments IncorporatedInventors: Kazuhiro Ohara, Hiroshi Miyaguchi
-
Patent number: 5684260Abstract: The method of the present invention preferably receives a predetermined number of input values or data from which it may be determined which one of a predetermined number of modulator waveforms is selected and which one of a predetermined number of carrier waveforms is selected for a desired audio signal, musical sound or tone. A portion of the input values are used to generate predetermined control signals which are used in combination with the selected modulation waveform to interpolate stored modulator harmonic spectral values to determine the modulator waveform's harmonic sideband(s). A second portion of the control values that have been generated are used in combination with the selected carrier waveform to then determine the carrier waveform's spectral values, amplitude and envelope amplitude. Following this the carrier and modulator spectral values are combined in a preselected manner to provide an appropriate composite signal.Type: GrantFiled: September 9, 1994Date of Patent: November 4, 1997Assignee: Texas Instruments IncorporatedInventor: James E. Van Buskirk
-
Patent number: 5671187Abstract: A processor (10) comprises a plurality of processing elements each having an input register (11), first memory bank (12), first sense amplifier (40), ALU (13), output register (16), second memory bank (15) and second sense amplifier (42). The first sense amplifier (40) is shared between the input register (11) and first memory bank (12). The second sense amplifier (42) is shared between the output register (16) and second memory bank (15). The sense amplifier (40,42) may be paused to prevent voltage spikes during a readrite operation, or to wait until a calculation is completed.Type: GrantFiled: June 7, 1995Date of Patent: September 23, 1997Assignee: Texas Instruments IncorporatedInventors: Jimmie Don Childers, Seiichi Yamamoto, Masanari Takeyasu
-
Patent number: 5659776Abstract: A single-instruction multiple-data processor (10) has an input layer especially designed for high data input and output rates. The processor (10) has a number of processing elements (20), each corresponding to incoming data samples. The processing elements (20) are interleaved so that a set of samples can be input in parallel. This configuration permits the processor to achieve a higher data input rate.Type: GrantFiled: August 20, 1993Date of Patent: August 19, 1997Assignee: Texas Instruments IncorporatedInventor: Gerard Chauvel
-
Patent number: 5657454Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: June 7, 1995Date of Patent: August 12, 1997Assignee: Texas Instruments IncorporatedInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Karen L. Walker, Shiu Wai Kam
-
Patent number: 5657423Abstract: A data processing system (10) uses a microprocessor host (12) coupled to a decoding system (14). A hardware filter arithmetic unit block (32) retrieves decoded information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). An address circuit forms several addresses from a single value to accesses multiple sources of data and coefficients simultaneously for use by the hardware filter arithmetic unit.Type: GrantFiled: April 26, 1993Date of Patent: August 12, 1997Assignee: Texas Instruments IncorporatedInventors: Gerard Benbassat, Frank L. Laczko, Sr., Stephen H. Li, Kenneth R. Cyr, Jonathan L. Rowlands
-
Patent number: 5654769Abstract: An automatic color control and chroma killer circuit 3 and video processing system is provided that is capable of controlling an amplitude of a color signal and of performing a killer function with a simple construction without using a divider and/or vertical filter. The ACC/ACK device includes ACC and ACK circuitry which may be selectively enabled with operating signals to a selector 27. When the selector 27 enables amplitude detector 25, the amplitude detector 25 detects amplitude of the input color signal and a coefficient controller 26 compares it with a killer level. If the input color signal fails to meet the killer level then the coefficient controller 26 controls a coefficient generated by the coefficient generator 22 to perform a killer operation. The ACC operation and circuitry is thereby ACK controlled until an input color signal meets or exceeds the killer level.Type: GrantFiled: June 7, 1995Date of Patent: August 5, 1997Assignee: Texas Instruments IncorporatedInventors: Kazuhiro Ohara, Masafumi Yugami
-
Patent number: 5652910Abstract: A data processing device includes a circuit having status conditions wherein a particular set of the status conditions can occur in operation of the circuit. An instruction register operates to hold a branch instruction conditional on a particular set of the status conditions. A decoder is connected to the instruction register and the circuit. A program counter is coupled to the decoder wherein the decoder is operable to enter a branch address into the program counter in response to the branch instruction when the particular set of the status conditions of the circuit are present. Other data processing devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: July 29, 1997Assignee: Texas Instruments IncorporatedInventors: Frederic Boutaud, Peter N. Ehlig
-
Patent number: 5648275Abstract: The reliability of thin film insulators is determined with noise measurements which find the barrier height mean and standard deviation. A constant voltage source is applied across the thin film insulator. A low noise amplifier is connected across a resistor which is in series with the insulator. A spectrum analyzer is connected to the low noise amplifier. The power density is obtained by observing the output of a spectrum analyzer. The current spectral density is compared to a predetermined reference to detect the presence of defects in the insulator.Type: GrantFiled: June 7, 1995Date of Patent: July 15, 1997Assignee: Texas Instruments IncorporatedInventors: Michael C. Smayling, Klaus A. Anselm
-
Patent number: 5646688Abstract: A video data processing system (10) has a first substrate (12) and a second substrate (14). A system decoder (16), input buffer (18) and parser (20) are formed on first substrate (12). The parser (20) retrieves video data information from an input data stream and feeds coefficients through a dequantization unit (22) and a transformation unit (24). In addition, motion vector information is output from the parser (20). The second substrate (14) comprises a plurality of picture frame buffers 38, 40 and 44. The frame buffers 38, 40 and 44 are used to store decoded video information. Motion compensation modules 26a and 26b are used to perform predicted calculations on the information received from the video data stream as well as other images that have already been decoded. A raster scan output buffer (46) is used to output the decoded video information.Type: GrantFiled: June 7, 1995Date of Patent: July 8, 1997Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Frank L. Laczko, Sr.
-
Patent number: 5644310Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: June 7, 1995Date of Patent: July 1, 1997Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Gerard Benbassat, Kenneth R. Cyr, Stephen H. Li, Shiu Wai Kam, Karen L. Walker, Jonathan L. Rowlands
-
Patent number: 5642437Abstract: A data processing system (10) is disclosed which comprises a microprocessor host (12) coupled to a decoding system (14). A host interface block (18) receives a bit stream and passes bit stream on to a system decoder block (20). The system decoder block (20) extracts the appropriate data from the bit stream and loads an input buffer (24) or an optional external buffer (26). An audio decoder block (28) retrieves the data from the input buffer (24) and generates scale factor indices, bit per code word values and subband samples which are stored in an arithmetic unit buffer (30). A hardware filter arithmetic unit block (32) retrieves the information from the arithmetic unit buffer (30) and dequantizes, transforms and filters the data to generate PCM output data which is loaded into a PCM buffer (34). The data within the PCM buffer (34) is output by a PCM output block (36) to a digital-to-analog converter (16).Type: GrantFiled: April 26, 1993Date of Patent: June 24, 1997Assignee: Texas Instruments IncorporatedInventors: Frank L. Laczko, Sr., Gerard Benbassat, Stephen H. Li
-
Patent number: 5640299Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: July 18, 1996Date of Patent: June 17, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5637892Abstract: An integrated circuit has a semiconductor die with a substrate and at least first and second bond pads. An internal circuit is fabricated on the semiconductor die and connected to the first bond pad. An electrostatic discharge protection circuit including cascaded bipolar transistors is connected in series with a field effect transistor between the first and second bond pads. In another version, an output buffer of the integrated circuit is divided into sections. An electrostatic discharge protection circuit is triggerable in response to a voltage in the substrate. Resistive connections are provided from the sections of the output buffer to one of the bond pads. The output buffer is operative upon an electrostatic discharge event to inject sufficient charge into the substrate to produce the voltage to trigger the electrostatic discharge protection circuit. Other circuits, devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: June 10, 1997Assignee: Texas Instruments IncorporatedInventor: Jerald G. Leach
-
Patent number: 5633601Abstract: A logic module 400 for use in a field programmable gate array 100 can be selectively reconfigured to perform over 1800 Boolean combinational functions on each output 431-432, to operate as a full adder with sum and carry outputs, or to form the sequential function of a D-latch or a D-flipflop. The logic module has ten input terminals 411-418, 421-422 and two output terminals 431-432. The logic module is comprised of two-input multiplexors 500 and 600 which are used to form both the combinational and sequential circuits, thereby efficiently utilizing space on gate array 100. The D-latch and D-flipflop have a preset input terminal 415 and a clear input terminal 414. Furthermore, the D-latch can be configured to be latched on either a low level or a high level clock signal on terminal 411, while the D-flipflop can be configured to be triggered by either a low to high transition or a high to low transition of a clock signal on terminal 411.Type: GrantFiled: March 10, 1995Date of Patent: May 27, 1997Assignee: Texas Instruments IncorporatedInventor: N. S. Nagaraj