Patents Represented by Attorney Kelly K. Winstead Sechrest & Minick P.C. Kordzik
-
Patent number: 5961654Abstract: A performance monitor implementing a plurality of counters counts several events to provide an instruction fetch bandwidth analysis, a cycles per instruction (CPI) infinite and finite analysis, an operand fetch bandwidth analysis, an instruction parallelism analysis, and a trailing edge analysis. Such analyses are performed on the performance of a data processing system in order that the designer may develop an improved processor architecture.Type: GrantFiled: December 17, 1996Date of Patent: October 5, 1999Assignee: International Business Machines CorporationInventors: Frank Eliot Levine, Roy Stuart Moore, Charles Philip Roth, Edward Hugh Welbon
-
Patent number: 5953745Abstract: A set associative cache memory array includes redundant memory portions for use in the case of a defective portion of the memory. Information is stored within the defective portion of the memory array and an identical copy is stored within the redundant portion. Additionally, reading of the information is done from both the defective portion and the redundant portion. Selection of the information from either the defective portion or the redundant portion is made using programmable circuitry such as a fuse.Type: GrantFiled: November 27, 1996Date of Patent: September 14, 1999Assignee: International Business Machines CorporationInventors: George McNeil Lattimore, Terry Lee Leasure, Gus Wai-Yan Yeung
-
Patent number: 5953351Abstract: A method and apparatus for identifying data that contains an uncorrectable error may be accomplished in a computer that includes a memory unit operably coupled to a processor. The memory unit includes an error detection circuit that, when an uncorrectable storage error is detected, produces transmit check bits indicating that the data being transmitted includes an uncorrectable storage error. The processor, which includes a check bit decoder, upon receiving the transmit check bits, interprets the transmit check bits to identify the uncorrectable error. When the uncorrectable error is identified, the check bit decoder provides a data error signal to a processing core of the processor, thereby interrupting the processing core which avoids a system error and the need to reboot the computer.Type: GrantFiled: September 15, 1995Date of Patent: September 14, 1999Assignee: International Business Machines CorporationInventors: Dwain Alan Hicks, Avery Cox Topps
-
Patent number: 5947783Abstract: A cathode assembly includes a substrate, a plurality of electrically conducting strips deposited on the substrate, and a continuous layer of diamond material deposited over the plurality of electrically conducting strips and portions of the substrate exposed between the plurality of electrically conducting strips.Type: GrantFiled: August 26, 1997Date of Patent: September 7, 1999Assignee: SI Diamond Technology, Inc.Inventors: Christo P. Bojkov, Richard Lee Fink, Nalin Kumar, Alexei Tikhonski, Zvi Yaniv
-
Patent number: 5949059Abstract: A labeling system combines an indelibly inscribed visually readable serial number with an embedded electronically readable one-time programmable read-only storage device. The integration of the two in one labeling system ensures that the visually readable identification information is consistent with the electronically readable information. The labeling system is tamper evident visually and electronically. Electronic tamper evidence is provided by the construction of the label system which is designed to ensure the breaking of various internal and peripheral electrical connections associated with the embedded read-only storage device during any attempt to remove the label once it is affixed to the computer or subassembly thus identified. The integration of visual and electronic identification information eliminates the need to manually or electronically enter the identification information into the electronic storage device during a separate manufacturing process.Type: GrantFiled: December 9, 1996Date of Patent: September 7, 1999Assignee: International Business Machines CorporationInventors: Andrew Radcliffe Rawson, Sr., Wallace Gilbert Tuten
-
Patent number: 5938760Abstract: A performance monitor implementing a plurality of counters counts several events to provide an instruction fetch bandwidth analysis, a cycles per instruction (CPI) infinite and finite analysis, an operand fetch bandwidth analysis, an instruction parallelism analysis, and a trailing edge analysis. Such analyses are performed on the performance of a data processing system in order that the designer may develop an improved processor architecture.Type: GrantFiled: December 17, 1996Date of Patent: August 17, 1999Assignee: International Business Machines CorporationInventors: Frank Eliot Levine, Roy Stuart Moore, Charles Philip Roth, Edward Hugh Welbon
-
Patent number: 5931957Abstract: To support load instructions which execute out-of-order with respect to store instructions, a mechanism is implemented to detect (and correct) the occurrences where a load instruction executed prior to a logically prior store instruction, and where the load instruction received data for the location prior to being modified by the store instruction, and the correct data for the load instruction included bytes from the store instruction. Additionally, to execute store instructions out-of-order with respect to load instructions, a mechanism is implemented to keep a store instruction from destroying data that will be used by a logically earlier load instruction. Further, to support load instructions that are executed out-of-order with respect to each other, a mechanism is implemented to insure that any pair of load instructions (which access at least one byte in common) return data consistent with executing the load instructions in order.Type: GrantFiled: March 31, 1997Date of Patent: August 3, 1999Assignee: International Business Machines CorporationInventors: Brian R Konigsburg, John Stephen Muhich, Larry Edward Thatcher, Steven Wayne White
-
Patent number: 5926239Abstract: A backlight for a color liquid crystal display uses various techniques for activating colored phosphors, which emit colored light to each one of several sub-pixels within a particular liquid crystal display pixel. Activation of the colored phosphors may be performed using field emission devices, both diode and triode, a fluorescent lamp, thin film electroluminescent light, an ultraviolet lamp, a thermionic emitter, or a high-intensity glow discharge lamp. LCD panels are manufactured using less than four glass substrates.Type: GrantFiled: November 22, 1996Date of Patent: July 20, 1999Assignee: SI Diamond Technology, Inc.Inventors: Nalin Kumar, Zvi Yaniv
-
Patent number: 5917356Abstract: A phase detector circuit receives both a reference clock signal and a sense clock signal and produces a synchronization signal if the sense and reference clock signals are in phase within a specified tolerance. A lead/lag signal is provided to a skew control circuit and accompanying delay circuits to increase or decrease the amount of delay on the reference clock signal and the sense clock signal if the two signals are not in phase within the specified tolerance. The sense clock signal is a feedback signal returned from logic circuitry, which originally receives the reference clock signal, which may be supplied by a master clock signal within a processor.Type: GrantFiled: September 11, 1995Date of Patent: June 29, 1999Assignee: International Business Machines Corp.Inventors: Humberto Felipe Casal, Hehching Harry Li, Trong Duc Nguyen
-
Patent number: 5905999Abstract: A cache sub-array arbitration circuit for receiving a plurality of address operands from a pending line of processor instructions in order to pre-fetch data needed in any memory access request in the pending instructions. The sub-array arbitration circuit compares at least two addresses corresponding to memory locations in the cache, and determines in which sub-arrays the memory locations reside. If the two memory locations reside in the same sub-array, the arbitration circuit sends the higher priority address to the sub-array. If a received address operand is the real address of a cache miss, the arbitration circuit sends the cache miss address to the sub-array before other pre-fetch memory access request.Type: GrantFiled: April 29, 1996Date of Patent: May 18, 1999Assignee: International Business Machines CorporationInventors: Peichun Peter Liu, Salim Ahmed Shah, Rajinder Paul Singh
-
Patent number: 5898896Abstract: To present a consistent image of storage facilities to components in Bi-modal Endian PowerPC system enviromnents, provision is made for transferring data between system components in the appropriate Endian format. Endian conversion function can be incorporated into the memory controller subsystem by adding byte-lane swapping logic on the inbound and outbound I/O data paths. With this structure, inbound data from the processor and memory bus will be converted to true Little Endian order before being sent to I/O devices. Likewise, true Little Endian data from I/O devices targeted for the processor or memory is modified to reflect the PowerPC Little Endian byte ordering convention.Type: GrantFiled: April 10, 1997Date of Patent: April 27, 1999Assignee: International Business Machines CorporationInventors: John Michael Kaiser, Warren Edward Maule, Robert Dominick Mirabella, David Wayne Victor
-
Patent number: 5896059Abstract: An apparatus to remove from operation a decoupling capacitor connected to a power supply providing power to logic circuitry in an integrated circuit. One technique for doing so is to connect a fuse in series with a decoupling capacitor. The present invention amplifies current transmitting through the fuse in a positive feedback manner to force the fuse to blow sooner than would normally occur. Therefore, when the current through the decoupling capacitor is deemed unacceptable, the fuse current is increased until such a time that the fuse opens.Type: GrantFiled: May 9, 1997Date of Patent: April 20, 1999Assignee: International Business Machines CorporationInventors: Christopher McCall Durham, Peter Juergen Klim
-
Patent number: 5892704Abstract: A memory array of a plurality of memory cells accessed by either a single-ended wordline or a differential pair of wordlines emanating from a wordline decoder is improved by the inclusion of a sense amplifier circuit on the far end of the memory array from the wordline decoder, which operates to amplify the wordline signals.Type: GrantFiled: March 31, 1998Date of Patent: April 6, 1999Assignee: International Business Machines CorporationInventors: George McNeil Lattimore, Robert Anthony Ross, Jr., Gus Wai-Yen Yeung
-
Patent number: 5869922Abstract: A carbon film used for a field emission cathode comprises a layer of thin carbon film on a substrate. With 244 nm and 2-7 mW excitation, and within the wave number from 1100 to 1850 cm.sup.-1, the carbon film has a distinct UV Raman band in the range from 1578 cm.sup.-1 to 1620 cm.sup.-1 with a full width at half maximum from 25 to 165 cm.sup.-1. The carbon film can be deposited by chemical vapor deposition, physical vapor deposition, electrolysis, printing or painting, and can be continuous or noncontinuous.Type: GrantFiled: August 13, 1997Date of Patent: February 9, 1999Assignee: SI Diamond Technology, Inc.Inventor: Zhidan Li Tolt
-
Patent number: 5867694Abstract: An information handling system, having a programmable clocking system for clocking data in and out of a processor, includes a processor, having one or more buses connected thereto, wherein a processor clock, and a clock for each of the buses connected to the processor, may be operating at different clock rates relative to each other, the programmable clocking circuit for generating bus clock signals with predetermined cycle skew eliminates the need to distribute separate clock signals across the processor chip. The clock generation circuit uses signals available on the processor integrated circuit for functional operation and tests. Further, flush and hold signals control predetermined latches in the clock generator circuit.Type: GrantFiled: October 7, 1996Date of Patent: February 2, 1999Assignee: International Business Machines CorporationInventors: Richard Vincent Billings, Tafal Kamel Jaber, George McNell Lattimore, Robert James Reese
-
Patent number: 5864584Abstract: The present invention allows for the simultaneous transmission of two digital signals from one integrated circuit to another. The two digital signals are encoded utilizing a voltage divider circuit and are then transmitted by one transmission line to the second integrated circuit chip. The second integrated circuit chip decodes the first digital signal and then utilizes this decoded digital signal to further decode the second digital signal.Type: GrantFiled: February 13, 1995Date of Patent: January 26, 1999Assignee: International Business Machines CorporationInventors: Tai Cao, Satyajit Dutta, Thai Quoc Nguyen, Thanh Doan Trinh, Lloyd Andre Walls
-
Patent number: 5860150Abstract: An apparatus for fetching data from a main memory into a primary cache memory of a processor. Instruction fetch requests are generated by the processor and assigned a priority level according to the predicted accuracy of the fetch request. The priority levels of different fetch requests are compared and the highest priority level fetch request is serviced first. An instruction cache line address N+1 is pre-fetched if there is a cache miss in the primary cache memory on address N+1.Type: GrantFiled: October 6, 1995Date of Patent: January 12, 1999Assignee: International Business Machines CorporationInventors: Kevin Arthur Chiarot, Michael John Mayfield, Era Kasturia Nangia, Milford John Peterson
-
Patent number: 5852373Abstract: A dynamic logic circuit is capable of receiving both dynamic and static input signals during both the precharge and evaluate phases of the logic circuit, and the static input signal is permitted to switch from both a low level to a high level and a high level to a low level during such stages and the logic circuit is still capable of correctly evaluating the implemented logical operation on the static and dynamic input signals. This is performed in CMOS by coupling a PFET between the internal precharge node and a voltage reference source where the gate electrode of the PFET device receives the static input signal.Type: GrantFiled: September 30, 1996Date of Patent: December 22, 1998Assignee: International Business Machines CorporationInventors: Sam Gat-Shang Chu, Visweswara Rao Kodali, Michael Ju Hyeok Lee
-
Patent number: 5835702Abstract: A method and system for performing performance monitoring within a data processing system whereby a counting function to be performed by a particular counter within the performance monitor is dependent upon a particular event programmed within another counter within the performance monitor so that reprogramming of all code points for each performance counter is not required.Type: GrantFiled: October 21, 1996Date of Patent: November 10, 1998Assignee: International Business Machines CorporationInventors: Frank Eliot Levine, Charles Philip Roth, Edward Hugh Welbon
-
Patent number: 5831896Abstract: A five transistor memory cell, is a single ended static random access memory (SRAM) cell. Reading and writing from the cell is implemented with one bit line along with word line read and word line write signals. One of the transistors within the memory cell is not coupled directly to ground, but is instead coupled to a controlled impedance node. This permits the affected transistor to float between ground and a high impedance state, which permits one bit line to write into the memory cell.Type: GrantFiled: December 17, 1996Date of Patent: November 3, 1998Assignee: International Business Machines CorporationInventors: George McNeil Lattimore, Terry Lee Leasure, Gus Wai-Yan Yeung