Patents Represented by Attorney, Agent or Law Firm Scott C. Krieger
-
Patent number: 6566148Abstract: A method of making a ferroelectric memory transistor includes preparing a silicon substrate including forming plural active areas thereon; depositing a layer of gate insulator on the substrate, and depositing a layer of polysilicon over the gate insulator layer; forming a source region, a drain region and a gate electrode; depositing a layer of bottom electrode material and finishing the bottom electrode without damaging the underlying gate insulator and silicon substrate; depositing a layer of ferroelectric material on the bottom electrode; depositing a layer of top electrode material on the ferroelectric material; and finishing the transistor, including passivation oxide deposition, contact hole etching and metalization.Type: GrantFiled: August 13, 2001Date of Patent: May 20, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Tingkai Li, Bruce D. Ulrich
-
Patent number: 6566753Abstract: An Ir—M—O composite film has been provided that is useful in forming an electrode of a ferroelectric capacitor, where M includes a variety of refractory metals. The Ir combination film effectively prevents oxygen diffusion, and is resistant to high temperature annealing in oxygen environments. When used with an underlying barrier layer made from oxidizing the same variety of M transition metals, the resulting conductive barrier also suppresses the diffusion of Ir into any underlying Si substrates. As a result, Ir silicide products are not formed, which degrade the electrode interface characteristics. The Ir combination film remains conductive, not peeling or forming hillocks, during high temperature annealing processes, even in oxygen. The Ir—M—O conductive electrode/barrier structures are useful in nonvolatile MFMIS (metal/ferro/metal/insulator/silicon) memory devices, DRAMs, capacitors, pyroelectric infrared sensors, optical displays, and piezoelectric transducers.Type: GrantFiled: April 2, 2002Date of Patent: May 20, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Fengyan Zhang, Sheng Teng Hsu
-
Patent number: 6562703Abstract: A method is provided for forming a relaxed silicon germanium layer with a high germanium content on a silicon substrate. The method comprises: depositing a single-crystal silicon (Si) buffer layer overlying the silicon substrate; depositing a layer of single-crystal silicon germanium (Si1−xGex) overlying the Si buffer layer having a thickness of 1000 to 5000 Å; implanting the Si1−xGex layer with ionized molecular hydrogen (H2+) a projected range of approximately 100 to 300 Å into the underlying Si buffer layer; optionally, implanting the Si1−xGex layer with a species selected such as boron, He, or Si; annealing; and, in response to the annealing, converting the Si1−xGex layer to a relaxed Si1−xGex layer. Optionally, after annealing, an additional layer of single-crystal Si1−xGex having a thickness of greater than 1000 Å can be deposited overlying the relaxed layer of Si1−xGex.Type: GrantFiled: March 13, 2002Date of Patent: May 13, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Jer-Shen Maa, Douglas J. Tweet, Sheng Teng Hsu, Jong-Jan Lee
-
Patent number: 6555456Abstract: A conductive barrier, useful as a ferroelectric capacitor electrode, having high temperature stability has been provided. This conductive barrier permits the use of iridium (Ir) metal in IC processes involving annealing. Separating silicon substrate from Ir film with an intervening, adjacent, tantalum (Ta) film has been found to very effective in suppressing diffusion between layers. The Ir prevents the interdiffusion of oxygen into the silicon during annealing. A Ta or TaN layer prevents the diffusion of Ir into the silicon. This Ir/TaN structure protects the silicon interface so that adhesion, conductance, hillock, and peeling problems are minimized. The use of Ti overlying the Ir/TaN structure also helps prevent hillock formation during annealing. A method of forming a multilayer Ir conductive structure and Ir ferroelectric electrode are also provided.Type: GrantFiled: November 9, 2001Date of Patent: April 29, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Fengyan Zhang, Jer-shen Maa, Sheng Teng Hsu
-
Patent number: 6555874Abstract: A semiconductor structure includes, on a SOI substrate, a CMOS formed on the substrate; and a SiGe HBT formed on the substrate. A method of fabricating a semiconductor structure includes preparing a SOI substrate having plural active regions thereon; forming a CMOS on the SOI substrate in a first active region; and forming a SiGe HBT on the SOI substrate in another active region.Type: GrantFiled: August 28, 2000Date of Patent: April 29, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Douglas James Tweet, Bruce Dale Ulrich, Hong Ying
-
Patent number: 6555467Abstract: An inter-level insulator structure is provided having an effective insulator dielectric constant approaching 1. An embodiment of the inter-level insulator comprises a first metal layer comprising a first plurality of metal lines; a second metal layer comprising a second plurality of metal lines, and at least one via connected to the first metal layer; and an air gap interposed between the first metal layer and the second metal layer. In one embodiment, the air gap is also present between metal lines on either metal layer, such that air gaps act as intra-level as well as inter-level insulators. A method is also provided to deposit and pattern a sacrificial polymer, and form metal layers. The sacrificial polymer is capable of being decomposed to become air gaps during annealing.Type: GrantFiled: September 28, 2001Date of Patent: April 29, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Wei Pan
-
Patent number: 6555916Abstract: A system and method of selectively etching copper surfaces free of copper oxides in preparation for the deposition of an interconnecting metallic material is provided The method removes metal oxides with &bgr;-diketones, such as Hhfac. The Hhfac is delivered into the system in vapor form, and reacts almost exclusively to copper oxides. The by-products of the cleaning process are likewise volatile for removal from the system with a vacuum pressure. Since the process is easily adaptable to most IC process systems, it can be conducted in an oxygen-free environment, without the removal of the IC from the process chamber. The in-situ cleaning process permits a minimum amount of copper oxide to reform before the deposition of the overlying interconnection metal. In this manner, a highly conductive electrical interconnection between the copper surface and the interconnecting metal material is formed.Type: GrantFiled: August 27, 2001Date of Patent: April 29, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Tue Nguyen, Lawrence J. Charneski, David R. Evans, Sheng Teng Hsu
-
Patent number: 6551947Abstract: A method of low-temperature oxidation of a silicon substrate includes placing a silicon wafer in a vacuum chamber; maintaining the silicon wafer at a temperature of between about room temperature and 350° C.; introducing an oxidation gas in the vacuum chamber including introducing an oxidation gas taken from the group of oxidation gases consisting of O2 and O3; dissociating the oxidation gas into radical oxygen with a xenon laser generating light at a wavelength of about 172 nm and flowing the radical oxygen over the silicon wafer; and forming an oxide layer on at least a portion of the silicon wafer.Type: GrantFiled: June 4, 2002Date of Patent: April 22, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Yoshi Ono, Jong-Jan Lee
-
Patent number: 6548364Abstract: A SiGe HBT BiCMOS on a SOI substrate includes a self-aligned base/emitter junction to optimize the speed of the HBT device. The disclosed SiGe BiCMOS/SOI device has a higher performance than a SiGe BiCMOS device on a bulk substrate. The disclosed device and method of fabricating the same also retains the high performance of a SiGe HBT and the low power, high-speed properties of a SOI CMOS. In addition, the disclosed method of fabricating a self-aligned base/emitter junction provides a HBT transistor having an improved frequency response.Type: GrantFiled: March 29, 2001Date of Patent: April 15, 2003Assignee: Sharp Laboratories of America, Inc.Inventor: Sheng Teng Hsu
-
Patent number: 6548849Abstract: An MRAM device includes a substrate; plural conductive lines, including a bit line and a word line; and a MTJ stack including a pair of magnetic yoke structures, wherein each of said yoke structures surrounds a conductive line. A method of fabricating a magnetic yoke in an MRAM structure includes preparing a substrate; forming a first conductive line on the substrate; fabricating a MTJ stack, including fabricating a first magnetic yoke structure about the first conductive line; forming a second conductive line on the MTJ stack; fabricating a second magnetic yoke about the second conductive line; depositing a layer of oxide on the structure; and metallizing the structure.Type: GrantFiled: January 31, 2002Date of Patent: April 15, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Wei Pan, Sheng Teng Hsu
-
Patent number: 6541385Abstract: A method of forming an electrode in an integrated circuit includes preparing a silicon-base substrate, including forming semiconductor structures on the substrate to form an integrated substrate structure; depositing a layer of electrode material on a substrate structure; patterning the layer of electrode material to form electrode elements, wherein said patterning includes plasma etching the layer of electrode material in a plasma reactor in an etching gas atmosphere having a fluorine component therein; and cleaning the substrate structure and electrode elements in a distilled water bath.Type: GrantFiled: May 14, 2001Date of Patent: April 1, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Hong Ying, Fengyan Zhang, Jer-Shen Maa, Sheng Teng Hsu
-
Patent number: 6537361Abstract: A method of synthesizing a PGO spin-coating precursor solution includes utilizing the starting materials of lead acetate trihydrate (Pb(OAc)2•3H2O) and germanium alkoxide (Ge(OR)4(R=C2H5 and CH(CH3)2)). The organic solvent is di(ethylene glycol) ethyl ether. The mixed solution of lead and di(ethylene glycol) ethyl ether is heated in an atmosphere of air at a temperature no greater than 185° C., and preferably no greater than 190° C. for a time period in a range of thirty minutes to four hours. During the heating step the color of the solution is monitored to determine when the reaction is complete and when decomposition of the desired product begins to take place. The solution is then added to germanium di(ethylene glycol) ethyl ether to make the PGO spin-coating solution. This second step also entails heating the solution to a temperature no greater than 190° C. for a time period in a range of 0.5 to 2.0 hours.Type: GrantFiled: March 30, 2001Date of Patent: March 25, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Wei-Wei Zhuang, Fengyan Zhang, Jer-Shen Maa, Sheng Teng Hsu
-
Patent number: 6534326Abstract: A polycrystalline memory structure is described for improving reliability and yield of devices employing polycrystalline memory materials comprising a polycrystalline memory layer, which has crystal grain boundaries forming gaps between adjacent crystallites overlying a substrate. An insulating material is located at least partially within the gaps to at least partially block the entrance to the gaps. A method of forming a polycrystalline memory structure is also described. A layer of material is deposited and annealed to form a polycrystalline memory material having gaps between adjacent crystallites. An insulating material is deposited over the polycrystalline memory material to at least partially fill the gaps, thereby blocking a portion of each gap.Type: GrantFiled: March 13, 2002Date of Patent: March 18, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Tingkai Li, Fengyan Zhang, Wei-Wei Zhuang
-
Patent number: 6534787Abstract: A method of forming a MOS transistor without a lightly doped drain (LDD) region between the channel region and drain is provided. The channel region and a drain extension are formed from two separate tilted ion implantation processes, after the deposition of the gate electrode. The tilted implantation forms a relatively short channel length, with respect to the length of the gate electrode. The position of the channel is offset, and directly adjoins the source. A second tilted implant process forms a drain extension region under the gate electrode, adjacent the drain. Elimination of LDD areas reduces the number of masking and doping steps required to manufacture a transistor. Further, the drain extension area promotes transistor performance, by eliminating source resistance. At the same time, sufficient doping of the drain extension area insures that the drain resistance through the drain extension remains low.Type: GrantFiled: January 23, 2001Date of Patent: March 18, 2003Assignee: Sharp Laboratories of America, Inc.Inventor: Sheng Teng Hsu
-
Patent number: 6534871Abstract: An integrated circuit device, and a method of manufacturing the same, comprises an epitaxial nickel silicide on (100) Si, or a stable nickel silicide on amorphous Si, fabricated with a cobalt interlayer. In one embodiment the method comprises depositing a cobalt (Co) interface layer between the Ni and Si layers prior to the silicidation reaction. The cobalt interlayer regulates the flux of the Ni atoms through the cobalt/nickel/silicon alloy layer formed from the reaction of the cobalt interlayer with the nickel and the silicon so that the Ni atoms reach the Si interface at a similar rate, i.e., without any orientation preference, so as to form a uniform layer of nickel silicide. The nickel silicide may be annealed to form a uniform crystalline nickel disilicide. Accordingly, a single crystal nickel silicide on (100) Si or on amorphous Si is achieved wherein the nickel silicide has improved stability and may be utilized in ultra-shallow junction devices.Type: GrantFiled: May 14, 2001Date of Patent: March 18, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Jer-shen Maa, Douglas J. Tweet, Yoshi Ono, Fengyan Zhang, Sheng Teng Hsu
-
Patent number: 6531371Abstract: Resistive cross point memory devices are provided, along with methods of manufacture and use. The memory device comprises an active layer of perovskite material interposed between upper electrodes and lower electrodes. A bit region located within the active layer at the cross point of an upper electrode and a lower electrode has a resistivity that can change through a range of values in response to application of one, or more, voltage pulses. Voltage pulses may be used to increase the resistivity of the bit region, decrease the resistivity of the bit region, or determine the resistivity of the bit region. Memory circuits are provided to aid in the programming and read out of the bit region.Type: GrantFiled: June 28, 2001Date of Patent: March 11, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Wei-Wei Zhuang
-
Patent number: 6531325Abstract: A ferroelectric memory transistor includes a substrate having active regions therein; a gate stack, including: a high-k insulator element, including a high-k cup and a high-k cap; a ferroelectric element, wherein said ferroelectric element is encapsulated within said high-k insulator element; and a top electrode located on a top portion of said high-k insulator; a passivation oxide layer located over the substrate and gate stack; and metalizations to form contacts to the active regions and the gate stack.Type: GrantFiled: June 4, 2002Date of Patent: March 11, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Fengyan Zhang, Tingkai Li
-
Patent number: 6531324Abstract: A ferroelectric transistor gate structure with a ferroelectric gate and passivation sidewalls is provided. The passivation sidewalls serve as an insulator to reduce, or eliminate, the diffusion of oxygen or hydrogen into the ferroelectric gate. A method of forming the ferroelectric gate structure is also provided. The method comprises the steps of forming a sacrificial gate structure, removing the sacrificial gate structure, depositing passivation insulator material, etching the passivation insulator material using anisotropic plasma etching to form passivation sidewalls, depositing a ferroelectric material, polishing the ferroelectric material using CMP, and forming a top electrode overlying the ferroelectric material.Type: GrantFiled: March 28, 2001Date of Patent: March 11, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Sheng Teng Hsu, Fengyan Zhang, Tingkai Li
-
Patent number: 6509268Abstract: A method of forming a copper thin film on an integrated circuit substrate having a nitride component includes preparing the substrate; treating the substrate prior to copper deposition; depositing copper during a very short duration copper deposition step lasting between about ten seconds to 40 seconds; baking the substrate and the deposited copper for between about one minute to ten minutes at a temperature greater than 385° C.; and depositing copper during a long duration copper deposition step to deposit copper to the required thickness.Type: GrantFiled: August 27, 2001Date of Patent: January 21, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Wei Pan, David R. Evans, Sheng Teng Hsu
-
Patent number: 6510073Abstract: A two transistor ferroelectric non-volatile memory cell includes a ferroelectric capacitor connected to a word line and having an upper electrode and a lower electrode; a first MOS transistor having a linear capacitor located at a gate oxide region thereof, wherein a gate of the first MOS transistor is connected to the lower electrode of said ferroelectric capacitor and wherein a drain of the first transistor is connected to a bit line; a second MOS transistor having a gate connected to a programming line, a drain connected to the lower electrode of the ferroelectric capacitor, and a source connected to a ground and the source of the first transistor; wherein, when a positive pulse is applied to the word line and to the programming line, a charge is placed on the ferroelectric capacitor and the ferroelectric capacitor is decoupled from the MOS linear capacitor by connecting the bottom electrode of the ferroelectric capacitor to the ground state.Type: GrantFiled: January 31, 2002Date of Patent: January 21, 2003Assignee: Sharp Laboratories of America, Inc.Inventors: Jong-Jan Lee, Sheng Teng Hsu