Patents Represented by Attorney, Agent or Law Firm Skjerven, Morrill, MacPherson, Franklin & Friel
LLP
-
Patent number: 6150193Abstract: A shielded package for an IC chip having bond pads thereon includes an insulating substrate having metallizations formed on a surface of the substrate. The IC chip is mounted to the substrate surface and the IC chip bonding pads are electrically coupled to corresponding substrate metallizations. An insulating encapsulant layer encapsulates the IC chip and the substrate surface. A conductive shield layer comprising a cured flowable electrically conductive material is formed above the encapsulant layer.The encapsulant layer electrically isolates the shield layer from the IC chip and the various electrical conductors (e.g. bonding pads, bond wires, contacts and metallizations). The shield layer, being an electrically conductive material, forms a floating ground plane which shields the IC chip and the remainder of the package.Type: GrantFiled: May 22, 1998Date of Patent: November 21, 2000Assignee: Amkor Technology, Inc.Inventor: Thomas P. Glenn
-
Patent number: 6147552Abstract: An improved chopper stabilized operational amplifier is disclosed, along with an improved method of timing the switchings of chopper switches in such an amplifier. The disclosure includes an integrated circuit and method for generating a true random voltage signal having a truly random RMS voltage value within a selected range. The true random voltage signal is obtained by amplifying and bandpass filtering random white noise voltages generated by a component of the circuit. The white noise voltages include shot noise voltages generated by bipolar transistors in an input amplifier stage. The random signal generator circuit and method is employed with an oscillator to form a random clock signal generator on the integrated circuit chip. The amount of time between each clocking pulse output by the random clock signal generator truly randomly varies within a selected range of time, and repeats only by random chance.Type: GrantFiled: October 27, 1998Date of Patent: November 14, 2000Assignee: National Semiconductor CorporationInventor: Don Roy Sauer
-
Patent number: 6146249Abstract: The present invention relates to an apparatus and method of Chemical Mechanical Planarization ("CMP") for wafer, flat panel display (FPD), and hard drive disk (HDD). The preferred apparatus comprises a looped belt spatially oriented in a vertical direction with respect to a ground floor. A polishing pad is glued to an outer surface of the belt. At an inner surface of the belt, there are a plurality of wafer supports to support the wafers while they are in polishing process. Wafers are loaded from a wafer station to a wafer head using a handling structure before polishing and are unloaded from the wafer head to the wafer station after polishing. An electric motor or equivalent is used to drive the looped belt running over two pulleys. An adjustment means is used to adjust the tension and position of the belt for smooth running. This new CMP machine can be mounted in multiple orientations to save manufacturing space.Type: GrantFiled: October 22, 1998Date of Patent: November 14, 2000Assignee: Aplex, Inc.Inventors: Albert Hu, Burford J. Furman, Mohamed Abushaban
-
Patent number: 6148239Abstract: A process control system using feed forward control threads based on material groups performs material tracking to account and adjust for variability of processing in a process flow that includes multiple machines, machine configurations, and machine setups. The process control system using feed forward control threads based on material groups distinguishes variations in processing parameters and characteristics for processed material samples and modifies processing at subsequent steps in response to the variations. The process control system using feed forward control threads based on material groups controls materials groups so that material samples with a like processing history are processed with a similar machine configuration or setup for subsequent processing steps.Type: GrantFiled: December 12, 1997Date of Patent: November 14, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Merritt L. Funk, Lori A. Peters
-
Patent number: 6143588Abstract: A method of making an integrated circuit package for EPROM, CCD, and other optical integrated circuit devices is disclosed. First, a substrate base having metallized vias extending there through is provided. Second, an integrated circuit die is affixed to a first surface of the substrate, and is electrically connected to the metallized vias. Third, a bead of a viscous adhesive material is applied onto the substrate around the device. The bead covers the side surfaces of the device, the periphery of the upper first surface of the device, and the bond wires. The bead and the upper first surface of the die form a cavity above the die. Fourth, a layer of a transparent encapsulating material is deposited onto the die, within the cavity formed by the bead. Fifth, the encapsulating material is hardened, and subsequently forms an exterior surface of the package. The transparent encapsulating material allows light to illuminate the light sensitive circuitry of the device.Type: GrantFiled: October 20, 1998Date of Patent: November 7, 2000Assignee: Amkor Technology, Inc.Inventor: Thomas P. Glenn
-
Patent number: 6145105Abstract: A method and digital system for testing scannable memory and combinational networks. The scannable memory is configurable into several scan chains. Each chain may have a different effective clock rate, as determined by respective clock enable signals. The method and digital system allow scan testing of digital circuits that use a single operational clock rate and several functional clock enable signals to effect slower lock operating rates. The digital system includes memory elements having scan enable and clock enable inputs.Type: GrantFiled: November 16, 1998Date of Patent: November 7, 2000Assignee: LogicVision, Inc.Inventors: Benoit Nadeau-Dostie, Jean-Fran.cedilla.ois Cote, Dwayne Burek
-
Patent number: 6141998Abstract: A door lock device having an indoor and outdoor housing, each having inner tube-shaped supports, and further including indoor and outdoor handle connection members, each having at a first end handle connections with an indoor and an outdoor handle, respectively, and having at a second end opposite the first end driving cams formed with a cam curvature having step differences in an axial direction. Indoor and outdoor slide cylinders are provided having driven cams in contact with the driving cams and experiencing a rectilinear motion in the axial direction by means of the axial step difference. A first coupling spring is fixed to the indoor handle connection member and the indoor slide cylinder. A second coupling spring is fixed to the outdoor handle connection member and the outdoor slide cylinder. Indoor and outdoor end frames allow the indoor and outdoor slide cylinders to be guided rectilinearly in the axial direction by means of a rectilinear guide fitting.Type: GrantFiled: December 16, 1998Date of Patent: November 7, 2000Inventor: Jung-Yoon Seo
-
Patent number: 6144144Abstract: An electron-emitting device contains a vertical emitter resistor patterned into multiple laterally separated sections (34, 34V, 46, or 46V) situated between the electron-emissive elements (40), on one hand, and emitter electrodes (32), on the other hand. Sections of the resistor are spaced apart along each emitter electrode.Type: GrantFiled: October 31, 1997Date of Patent: November 7, 2000Assignee: Candescent Technologies CorporationInventors: James M. Cleeves, Christopher J. Spindt, Roger W. Barton, Kishore K. Chakravorty, Arthur J. Learn, Stephanie J. Oberg
-
Patent number: 6143981Abstract: Packages for an integrated circuit die and methods and leadframes for making such packages are disclosed. The package includes a die, a die pad, peripheral metal contacts, bond wires, and an encapsulant. The die pad and contacts are located at a lower surface of the package. The die pad and the contacts have side surfaces which include reentrant portions and asperities to engage the encapsulant.A method of making a package includes providing a metal leadframe having a die pad in a rectangular frame. Tabs extend from the frame toward the die pad. The die pad and tabs have side surfaces with reentrant portions and asperities. A die is attached to the die pad. The die is electrically connected to the tabs. An encapsulant is applied to the upper and side surfaces of the leadframe. Finally, the leadframe is cut in situ so that the die pad and tabs are severed from the frame, the sides of the package are formed, and the package is severed from the leadframe.Type: GrantFiled: June 24, 1998Date of Patent: November 7, 2000Assignee: Amkor Technology, Inc.Inventor: Thomas P. Glenn
-
Patent number: 6139712Abstract: An apparatus for electroplating a wafer surface includes a cup having a central aperture defined by an inner perimeter, a compliant seal adjacent the inner perimeter, contacts adjacent the compliant seal and a cone attached to a rotatable spindle. The compliant seal forms a seal with the perimeter region of the wafer surface preventing plating solution from contaminating the wafer edge, wafer backside and the contacts. As a further measure to prevent contamination, the region behind the compliant seal is pressurized. By rotating the wafer during electroplating, bubble entrapment on the wafer surface is prevented. Further, the contacts can be arranged into banks of contacts and the resistivity between banks can be tested to detect poor electrical connections between the contacts and the wafer surface.Type: GrantFiled: December 14, 1999Date of Patent: October 31, 2000Assignee: Novellus Systems, Inc.Inventors: Evan E. Patton, Wayne Fetters
-
Patent number: 6140848Abstract: A driver circuit (18) generates a circuit output signal (V.sub.DO) which is provided to an electrical conductor (12) that furnishes a conductor output signal (V.sub.BO) to a load (14). The circuit and conductor output signals make corresponding circuit and conductor output transitions approximately between a pair of output voltage levels (V.sub.SS and V.sub.DD) between which there is an intermediate voltage level (V.sub.HH). Inductance (LB) and capacitance (CB and CL) of the conductor and load produce resonance that enables the conductor output signal to largely complete each conductor output transition while the circuit output signal is being held at or close to the intermediate voltage level for a short period. The circuit output signal rapidly completes each circuit output transition after the intermediate-level holding period is over. By operating in this manner, energy is re-used in a resonant manner, thereby substantially reducing power consumption.Type: GrantFiled: March 6, 1998Date of Patent: October 31, 2000Inventor: Geoffrey P. Harvey
-
Patent number: 6139390Abstract: A getter (50) situated in a cavity of a hollow structure (40-46), such as a flat-panel device, is activated by directing light energy locally through part of a hollow structure and onto the getter. The light energy is typically provided by a laser beam (60). The getter, typically of the non-evaporable type, is usually inserted as a single piece of gettering material into the cavity. The getter normally can be activated/re-activated multiple times in this manner, typically during the sealing of different parts of the structure together.Type: GrantFiled: December 12, 1996Date of Patent: October 31, 2000Assignee: Candescent Technologies CorporationInventors: Floyd R. Pothoven, Anthony J. Cooper, Igor L. Maslennikov
-
Patent number: 6140246Abstract: A polysilicon-based floating gate is formed so as to be resistant to oxidation that occurs during multiple thermo-cycles in fabrication. Accordingly, edge erase times in NOR-type memory devices may be minimized. Additionally, manufacture of oxidation resistant floating gates reduces variations in edge erase times among multiple NOR-type memory devices. A layer of amorphous silicon is deposited on a silicon substrate by directing silane, a phosphene and helium gas mixture, and ammonia at the surface of the silicon substrate thereby doping the amorphous silicon in situ. The amorphous silicon layer is then etched so as to overlap slightly with regions that will later correspond to the source and drain regions. Next, a lower oxide layer of an ONO dielectric is deposited and the device is heated. A thermo-cycle is eliminated by heating the amorphous silicon during formation of the oxide layer rather than immediately following its deposition.Type: GrantFiled: December 18, 1997Date of Patent: October 31, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Kent Kuohua Chang, Ken Au, John Jianshi Wang
-
Patent number: 6140708Abstract: An assembly process provides a chip scale package (CSP) which characteristically includes (i) a perforated substrate in which vias can be embedded, (ii) a solder mask on which the integrated circuit die can be attached, and (iii) efficient use of the surface area for electrically routing signals from the integrated circuit die to the external terminals attached to the perforated substrate. The resulting package is highly compact and therefore has a foot print minimally larger than the surface area of the integrated circuit chip. Consequently, the costs of substrate and capsulation materials are minimized. The assembly process allows very high volume production because a large number of integrated circuits can be made on a single unit of the substrate, and singulation is performed in the assembly process at a stage much later than the corresponding stage in a conventional process.Type: GrantFiled: July 8, 1997Date of Patent: October 31, 2000Assignee: National Semiconductor CorporationInventors: Shaw Wei Lee, Hem P. Takiar, Ranjan J. Mathew
-
Patent number: 6140678Abstract: A power MOSFET includes a trenched gate which defines a plurality of MOSFET cells. A protective diffusion is created, preferably in an inactive cell, so as to form a diode that is connected in parallel with the channel region in each of the MOSFET cells. The protective diffusion, which replaces the deep central diffusion taught in U.S. Pat. No. 5,072,266, prevents impact ionization and the resulting generation of carriers near the corners of the gate trench, which can damage or rupture the gate oxide layer. Moreover, the diode can be designed to have a breakdown voltage which limits the strength of the electric field across the gate oxide layer. The elimination of a deep central diffusion permits an increase in cell density and improves the on-resistance of the MOSFET. Specifications for a number of commercially acceptable devices are given.Type: GrantFiled: November 3, 1997Date of Patent: October 31, 2000Assignee: Siliconix IncorporatedInventors: Wayne B. Grabowski, Richard K. Williams, Mohamed N. Darwish
-
Patent number: 6139199Abstract: A just-in-time (JIT) compiler typically generates code from bytecodes that have a sequence of assembly instructions forming a "template". It has been discovered that a just-in-time (JIT) compiler generates a small number, approximately 2.3, assembly instructions per bytecode. It has also been discovered that, within a template, the assembly instructions are almost always dependent on the next assembly instruction. The absence of a dependence between instructions of different templates is exploited to increase the size of issue groups using scheduling. A fast method for scheduling program instructions is useful in just-in-time (JIT) compilers. Scheduling of instructions is generally useful for just-in-time (JIT) compilers that are targeted to in-order superscalar processors because the code generated by the JIT compilers is often sequential in nature.Type: GrantFiled: June 11, 1997Date of Patent: October 31, 2000Assignee: Sun Microsystems, Inc.Inventor: John E. Rodriguez
-
Patent number: 6134156Abstract: A method for detecting the content of a selected memory cell in a memory cell array includes the steps of charging a drain of the selected memory cell to a ground potential, charging a source of the selected memory cell to a predetermined voltage potential, detecting the voltage level on the drain and comparing the detected voltage level with a reference voltage level, thereby producing a comparison result.Type: GrantFiled: February 4, 1999Date of Patent: October 17, 2000Assignee: Saifun Semiconductors Ltd.Inventor: Boaz Eitan
-
Patent number: 6132091Abstract: A two-axis stage assembly includes a generally planar horizontally mounted base plate; a stage plate generally parallel to the base plate, the stage plate having a first axis and second orthogonal axis; a set of spaced bearings depending from a bottom surface of said stage plate, the bearings each having an arcuate bottom surface in rocking contact with a facing support surface of the base plate; a joint attached to the bottom surface of the stage plate and pivotably mounting each bearing, the joint being positioned at the center of curvature of the arcuate bottom surface of the associated bearing; and where an axial movement of the stage plate rocks the bearing arcuate bottom surfaces with respect to the facing support surface of the base plate.Type: GrantFiled: November 17, 1998Date of Patent: October 17, 2000Assignee: Nikon CorporationInventors: Martin E. Lee, Michael R. Sogard
-
Patent number: 6134285Abstract: In accordance with this invention, a data capture circuit of a data receiver captures data from a data stream of a data transmitter operating at a different phase or frequency from the system clock of the data receiver. In one embodiment, the data receiver determines the number of clock periods of a clock signal in a data period of the data stream. Specifically, a signal detection circuit receives a signal having a periodic and distinctive feature. The period of the periodic and distinctive feature is related to the data period by a fixed scaling factor. A counter counts the number of clock periods of the clock signal between a first occurrence of the periodic and distinctive feature and a second occurrence of the periodic and distinctive feature. A multiplier/divider circuit divides or multiples the content of the first counter by the scaling factor to determine the integer clock period count. The results of the multiply or divide is stored in a count register.Type: GrantFiled: May 28, 1997Date of Patent: October 17, 2000Assignee: Integrated Memory Logic, Inc.Inventor: Wei-Chi Lo
-
Patent number: 6131131Abstract: A conventional keyboard-style ACPI interface is greatly enhanced by the inclusion of a bi-directional hardware buffer and a special software protocol that allows multiple byte command and data messages to be sent in a burst fashion. The illustrative enhanced ACPI interface alleviates congestion in data transmission that results from the overhead incurred by transferring messages using multiple interrupts per message. An extended embedded controller includes a buffer for temporary storage of a plurality of data bytes and a program code for controlling data transfers to and from the buffer using a data handling technique that is ACPI-compliant.Type: GrantFiled: January 22, 1998Date of Patent: October 10, 2000Assignee: Dell U.S.A., L.P.Inventors: Robert Bassman, Anil Rao