Patents Assigned to Exar Corporation
-
Patent number: 6774942Abstract: An improved offset correction circuit for an image digitizing system having a correlated double sample and hold circuit, a programmable gain amplifier and an analog-to-digital converter. The output of the analog-to-digital converter is provided to a dual offset correction circuit. The dual offset correction circuit provides both first and second correction values as feedback signals. In one embodiment, the first correction value is a coarse correction which is applied prior to amplification by the programmable gain amplifier. The second correction value is a fine correction offset which is applied as feedback after the programmable gain amplifier.Type: GrantFiled: August 17, 2000Date of Patent: August 10, 2004Assignee: Exar CorporationInventors: Jose A. Salcedo, Srinivas N. Neti, Charles A. Rogers
-
Publication number: 20040141273Abstract: An analog transfer gate that can be connected to an external line of a chip that is also connected to a digital circuit. The transfer gate includes both NMOS and PMOS transistors for passing the analog signals in both directions. A voltage sensing circuit is connected to the external line and is configured to sense a voltage that is higher than the supply voltage of the analog circuit. When this occurs, it produces a sense output signal. The sense output signal activates a protection enabling circuit that turns off the PMOS and NMOS transistors. In addition, at least one additional protection transistor is activated to avoid too high of a voltage being applied across any of the transistor junctions.Type: ApplicationFiled: January 17, 2003Publication date: July 22, 2004Applicant: Exar CorporationInventor: Hung Pham Le
-
Patent number: 6754839Abstract: A UART with a clock oscillator that has a sleep mode. A counter is connected to the output of the clock oscillator. When the clock oscillator is awakened, the counter counts up to a specified count. Upon reaching the specified count, the output of the counter is enabled, which is connected to an interrupt line for generating an interrupt. In one embodiment, the IC need not be a UART, and no interrupt code (or a default code of all zeros or other default) is provided for the interrupt, thus eliminating the need for an additional interrupt register or additional room in existing interrupt registers. The user, such as a CPU, upon receiving the interrupt will look for an interrupt code. The absence of the interrupt code, combined with the user's knowledge that the integrated circuit was previously asleep, allows the user to determine that the interrupt indicates a clock wake-up.Type: GrantFiled: March 17, 2000Date of Patent: June 22, 2004Assignee: Exar CorporationInventor: Glenn Wegner
-
Patent number: 6747503Abstract: A transmission gate circuit with high impedance during power off conditions, which includes a first transistor coupled between a first terminal and a second terminal and a second transistor coupled between the first terminal and the second terminal. Also included is a control circuit configured to monitor voltages on the first terminal and on a first voltage source, the control circuit configured to couple the gates of the first and second transistors to a voltage that will keep the first and second transistors off during power off conditions.Type: GrantFiled: April 8, 2002Date of Patent: June 8, 2004Assignee: Exar CorporationInventor: Bahram Fotouhi
-
Patent number: 6744292Abstract: A charge pump circuit with a small loop filter capacitor is disclosed in the invention. This is accomplished by providing multiple currents which add to the desired current, I. A switching circuit switches one of the currents through the capacitor, while directing a combination of the multiple currents through the resistors. In this way, a smaller current is provided through the capacitor, allowing the capacitor to be much smaller in size.Type: GrantFiled: October 25, 2002Date of Patent: June 1, 2004Assignee: Exar CorporationInventors: Shin Chung Chen, Vincent Wing Sing Tso
-
Publication number: 20040085700Abstract: A method and apparatus for implementing trimming circuits. More particularly, embodiments of the present invention provide a transistor that supplies sufficient current to trim a trimming fuse when the transistor is powered up and after it receives a select signal at its gate. When the trimming fuse is trimmed, it decouples undesired electrical connections in a circuit. Also provided is a delay structure that adds an RC delay to the select signal. The RC delay is of a sufficiently long duration so as to decrease the switching speed of the transistor. The delay structure also provides a pass filter to filter power and voltage spikes in the select signal.Type: ApplicationFiled: October 28, 2003Publication date: May 6, 2004Applicant: Exar CorporationInventors: Andras Szabo, Pekka Ojala
-
Publication number: 20040080359Abstract: A charge pump circuit with a small loop filter capacitor is disclosed in the invention. This is accomplished by providing multiple currents which add to the desired current, I. A switching circuit switches one of the currents through the capacitor, while directing a combination of the multiple currents through the resistors. In this way, a smaller current is provided through the capacitor, allowing the capacitor to be much smaller in size.Type: ApplicationFiled: October 25, 2002Publication date: April 29, 2004Applicant: Exar CorporationInventors: Shin Chung Chen, Vincent Wing Sing Tso
-
Publication number: 20040075748Abstract: A method and apparatus for adjusting, on a pixel-by-pixel basis, the gain and offset in an AFE as the pixels are sequentially processed. Although the method can be used for any purpose, it is directed in particular to light source non-linearity, such as edge effects of a scanner. A unique clocking method clocks the gain and offset values into the register at a higher clock rate than the image sampling rate.Type: ApplicationFiled: October 16, 2002Publication date: April 22, 2004Applicant: Exar CorporationInventors: Charles Andrew Rogers, Richard Leigh Gower, Bhupendra Kumar Ahuja
-
Patent number: 6717783Abstract: The present invention provides a short circuit power limiter circuit having a current sensor and a power limiter. The short circuit sensor sends a short circuit flag signal to the power limiter when the short circuit sensor detects a short circuit condition in a target circuit. The power limiter then reduces the power consumption of the target circuit. In a specific example, the power limiter toggles a particular portion of the target circuit on and off to reduce the circuit's average short circuit power consumption. This cycle is repeated as long as a short circuit condition exists.Type: GrantFiled: January 9, 2001Date of Patent: April 6, 2004Assignee: Exar CorporationInventors: Robert Alan Brannen, Bahram Fotouhi
-
Publication number: 20040046598Abstract: A protection circuit for a transmission gate having a PMOS transmission gate transistor and an NMOS transmission gate transistor coupled between a core circuit and an I/O pad. Biasing transistors are coupled to gates of the NMOS and PMOS transmission gate transistors to turn them on during normal operation. A protection circuit will turn off the NMOS and PMOS transmission gate transistors when the voltage at the pad exceeds the supply voltage by more than a threshold amount. This protection circuit includes a first protection transistor coupled between the gates of the biasing transistors and the pad to turn the biasing transistors off when the voltage on the pad exceeds the supply voltage by more than the threshold amount.Type: ApplicationFiled: September 10, 2002Publication date: March 11, 2004Applicant: Exar CorporationInventors: Bahram Fotouhi, Bahman Farzan, Saied Rafati
-
Patent number: 6700431Abstract: A protection circuit for a transmission gate having a PMOS transmission gate transistor and an NMOS transmission gate transistor coupled between a core circuit and an I/O pad. Biasing transistors are coupled to gates of the NMOS and PMOS transmission gate transistors to turn them on during normal operation. A protection circuit will turn off the NMOS and PMOS transmission gate transistors when the voltage at the pad exceeds the supply voltage by more than a threshold amount. This protection circuit includes a first protection transistor coupled between the gates of the biasing transistors and the pad to turn the biasing transistors off when the voltage on the pad exceeds the supply voltage by more than the threshold amount.Type: GrantFiled: September 10, 2002Date of Patent: March 2, 2004Assignee: Exar CorporationInventors: Bahram Fotouhi, Bahman Farzan, Saied Rafati
-
Patent number: 6693783Abstract: A method and apparatus for implementing trimming circuits. More particularly, embodiments of the present invention provide a transistor that supplies sufficient current to trim a trimming fuse when the transistor is powered up and after it receives a select signal at its gate. When the trimming fuse is trimmed, it decouples undesired electrical connections in a circuit. Also provided is a delay structure that adds an RC delay to the select signal. The RC delay is of a sufficiently long duration so as to decrease the switching speed of the transistor. The delay structure also provides a pass filter to filter power and voltage spikes in the select signal.Type: GrantFiled: April 8, 2002Date of Patent: February 17, 2004Assignee: Exar CorporationInventors: Andras Szabo, Pekka Ojala
-
Patent number: 6683473Abstract: An input termination circuit with high impedance at power off, which includes a first transistor coupled between a first terminal and a second terminal. The input termination circuit also includes a control circuit that monitors voltages on the first and second terminals and a first voltage source. During power off conditions, the control circuit couples the gate of the first transistor to a voltage that will keep the first transistor off. The first transistor remains off even when the voltage levels at the first and second terminals vary wildly.Type: GrantFiled: March 5, 2002Date of Patent: January 27, 2004Assignee: Exar CorporationInventor: Bahram Fotouhi
-
Publication number: 20040012414Abstract: A mechanism for dealing with faster clock speeds by increasing the pulse width of the pump-up and pump-down pulses of a Hogge-type phase detector without dividing the clock. In particular, the NRZ data stream is divided into two, interleaved data streams which are provided through two series of flip-flops. By connecting the exclusive-OR gates separately to the two series of flip-flops to generate the pump-up and pump-down pulses, a longer time between transitions can be achieved by having alternate transitions (up and down) used by the two different series of flip-flops. In addition, delay circuits are provided to compensate for the clock-to-data output delay of the flip-flops.Type: ApplicationFiled: July 19, 2002Publication date: January 22, 2004Applicant: Exar CorporationInventors: Shin Chung Chen, Roubik Gregorian, Mir Bahram Ghaderi, Vincent Sing Tso
-
Patent number: 6680605Abstract: A current mirror circuit that uses only a single seed current, and thus only a single current source. A transistor biasing circuit is connected in between the single current source and the two transistors of the first leg of the current mirror. The transistor biasing circuit provides two functions. First, the source current itself flows through the transistors of the transistor biasing circuit to the two transistors forming the first leg of the current mirror. Second, the transistor biasing circuit biases the gates of the transistors in the current mirror so that the output transistors are at the onset of saturation.Type: GrantFiled: May 6, 2002Date of Patent: January 20, 2004Assignee: Exar CorporationInventors: Shin-Chung Chen, Timothy Tehmin Lu
-
Publication number: 20030205994Abstract: A current mirror circuit that uses only a single seed current, and thus only a single current source. A transistor biasing circuit is connected in between the single current source and the two transistors of the first leg of the current mirror. The transistor biasing circuit provides two functions. First, the source current itself flows through the transistors of the transistor biasing circuit to the two transistors forming the first leg of the current mirror. Second, the transistor biasing circuit biases the gates of the transistors in the current mirror so that the output transistors are at the onset of saturation.Type: ApplicationFiled: May 6, 2002Publication date: November 6, 2003Applicant: Exar CorporationInventors: Shin-Chung Chen, Timothy Tehmin Lu
-
Publication number: 20030197996Abstract: A method and apparatus for implementing trimming circuits. More particularly, embodiments of the present invention provide a transistor that supplies sufficient current to trim a trimming fuse when the transistor is powered up and after it receives a select signal at its gate. When the trimming fuse is trimmed, it decouples undesired electrical connections in a circuit. Also provided is a delay structure that adds an RC delay to the select signal. The RC delay is of a sufficiently long duration so as to decrease the switching speed of the transistor. The delay structure also provides a pass filter to filter power and voltage spikes in the select signal.Type: ApplicationFiled: April 8, 2002Publication date: October 23, 2003Applicant: Exar CorporationInventors: Andras Szabo, Pekka Ojala
-
Publication number: 20030190001Abstract: A converting circuit which converts RZ data into intermeidate NRZ data. The intermediate NRZ data is then sampled to detect a phase of the intermediate NRZ data, which corresponds to the phase of the RZ data. In a preferred embodiment, the converting circuit is incorporated in a modified Hogge NRZ phase detector. A toggle flip-flop is placed in front of the Hogge phase detector. Since the toggle flip-flop is triggered by the leading edge of the RZ pulse, it essentially converts the RZ data into intermediate NRZ data. An exclusive-OR gate samples two different output stages of the Hogge NRZ phase detector, with the output stages being separated by an interim stage to provide a clock delay. The output of the exclusive-OR gate is an intermediate NRZ signal that corresponds to the input RZ data stream, which can then be sampled. The exclusive-OR gates inside the Hogge phase detector are used, as in the Hogge phase detector, to produce the up and down signals provided to a charge pump that is part of a PLL.Type: ApplicationFiled: April 8, 2002Publication date: October 9, 2003Applicant: Exar CorporationInventors: Roubik Gregorian, Mir Bahram Ghaderi, James Ban Ho, Vincent Sing Tso
-
Publication number: 20030189455Abstract: A transmission gate circuit with high impedance during power off conditions, which includes a first transistor coupled between a first terminal and a second terminal and a second transistor coupled between the first terminal and the second terminal. Also included is a control circuit configured to monitor voltages on the first terminal and on a first voltage source, the control circuit configured to couple the gates of the first and second transistors to a voltage that will keep the first and second transistors off during power off conditions.Type: ApplicationFiled: April 8, 2002Publication date: October 9, 2003Applicant: Exar CorporationInventor: Bahram Fotouhi
-
Patent number: 6624671Abstract: An indirect current sensing circuit and method for replicating an output current is disclosed. The present invention is capable of preventing device damage and circuit disruption by maintaining output voltage signal integrity and consuming negligible power as well as optimizing output impedance. Furthermore, the indirect current sensing circuit and method is independent of semiconductor process variations and thus is more reliable over prior art current sensing techniques. The indirect current sensing circuit and its method of current limiting and output impedance optimization, according to the present invention, can reliably drive transmission lines in networking system and communication applications.Type: GrantFiled: November 5, 2001Date of Patent: September 23, 2003Assignee: Exar CorporationInventor: Bahram Fotouhi