Patents Assigned to Marvell Asia PTE, Ltd.
-
Patent number: 11966271Abstract: An Ethernet communication device includes a data interface and circuitry. The data interface is configured for communicating with a neighbor device. The circuitry is configured to exchange Ethernet data frames with the neighbor device over the data interface, wherein successive data frames are separated in time by an Inter-Packet Gap (IPG) having at least a predefined minimal duration, and to further exchange with the neighbor device, over the data interface, during the IPG between Ethernet frames exchanged on the data interface, a wake-up/sleep command that instructs switching between an active mode and a sleep mode.Type: GrantFiled: October 11, 2021Date of Patent: April 23, 2024Assignee: MARVELL ASIA PTE LTDInventors: Dance Wu, Christopher Mash, Daryl J. Hoot, Hong Yu Chou
-
Patent number: 11968065Abstract: Methods and apparatus for receiving a user message in a communication network are disclosed. In an exemplary embodiment, a method includes receiving data samples in an uplink transmission from user equipment, performing preamble detection on the data samples, generating a trigger signal that indicates when a preamble is detected, and decoding a user message in response to the trigger signal, wherein the user message follows the detected preamble.Type: GrantFiled: May 20, 2021Date of Patent: April 23, 2024Assignee: Marvell Asia Pte, Ltd.Inventor: Hyun Soo Cheon
-
Patent number: 11960727Abstract: A system and corresponding method perform large memory transaction (LMT) stores. The system comprises a processor associated with a data-processing width and a processor accelerator. The processor accelerator performs a LMT store of a data set to a coprocessor in response to an instruction from the processor targeting the coprocessor. The data set corresponds to the instruction. The LMT store includes storing data from the data set, atomically, to the coprocessor based on a LMT line (LMTLINE). The LMTLINE is wider than the data-processing width. The processor accelerator sends, to the processor, a response to the instruction. The response is based on completion of the LMT store of the data set in its entirety. The processor accelerator enables the processor to perform useful work in parallel with the LMT store, thereby improving processing performance of the processor.Type: GrantFiled: September 30, 2022Date of Patent: April 16, 2024Assignee: Marvell Asia Pte LtdInventors: Aadeetya Shreedhar, Jason D. Zebchuk, Wilson P. Snyder, II, Albert Ma, Joseph Featherston
-
Patent number: 11962709Abstract: A semiconductor device includes circuitry configured to derive a physical unclonable function. The circuitry includes a plurality of bitcells, each bitcell being readable as one of a ‘0’ value and a ‘1’ value, and sense amplifier circuitry configurable to read values from the plurality of bitcells. The sense amplifier circuitry includes margin circuitry configurable (i) to selectably bias reading of the plurality of bitcells toward one of ‘0’ values and ‘1’ values, (ii) to identify addresses of bitcells having a stable ‘1’ value when the margin circuitry is configured to bias reading of the plurality of bitcells toward ‘0’ values, and (iii) to identify addresses of bitcells having a stable ‘0’ value when the margin circuitry is configured to bias reading of the plurality of bitcells toward ‘1’ values. Each bitcell in the plurality of bitcells may include a differential transistor pair.Type: GrantFiled: July 15, 2021Date of Patent: April 16, 2024Assignee: Marvell Asia Pte, Ltd.Inventors: Eric D. Hunt-Schroeder, Darren Anand, Dale Pontius
-
Patent number: 11962444Abstract: A first communication device generates a PHY preamble of a PHY data unit to include a first orthogonal frequency division multiplexing (OFDM) symbol corresponding to a legacy signal field. The legacy signal field includes i) a length subfield, and ii) a rate subfield. The length subfield and the rate subfield indicate a duration of the PHY data unit, and the legacy signal field is formatted according to a legacy second communication protocol. The first communication device generates the PHY preamble of a PHY data unit to include a second OFDM symbol corresponding to a duplicate of the legacy signal field, and a plurality of additional OFDM symbols corresponding to a non-legacy signal field. The first communication device sets the length subfield of the legacy signal field to a length value such that a remainder value resulting from dividing the length value by three, indicates that the PHY data unit conforms to the first communication protocol.Type: GrantFiled: September 30, 2021Date of Patent: April 16, 2024Assignee: Marvell Asia Pte LtdInventors: Hongyuan Zhang, Mingguang Xu, Yakun Sun
-
Patent number: 11956741Abstract: A communication device generates a first packet and a second packet. The first packet includes a first physical layer (PHY) preamble having: a first legacy signal field (L-SIG) having first duration information that indicates a first duration of the first packet; and first non-legacy signal field information having first modulation information that indicates a first modulation used in the first packet. The second packet includes a second PHY preamble having: a second L-SIG having second duration information that indicates a second duration of the second packet, wherein the second duration is different than the first duration; and second non-legacy signal field information having second modulation information that indicates a second modulation used in the second packet, wherein the second modulation is different than the first modulation. The communication device simultaneously transmits the first packet in a first frequency segment and the second packet in a second frequency segment.Type: GrantFiled: March 10, 2023Date of Patent: April 9, 2024Assignee: Marvell Asia Pte LtdInventors: Rui Cao, Hongyuan Zhang, Liwen Chu, Yan Zhang, Hui-Ling Lou
-
Patent number: 11956311Abstract: A computer device in a network receives data units sent by a remote computer device over a network link in a sequenced order. A traffic monitor evaluates traffic on the network link, and selectively sends congestion notifications in response to determining that certain data units sent by the remote computer device have been received or will likely be received out of the sequenced order. The notifications cause the remote computer device to pause sending further data units. An ingress processor, separate from a central processing unit (CPU) of the computer device, detects a header segment of a received data unit and a corresponding payload segment of the received data unit. A storage controller stores the header segment of the received data unit in a first memory location, and stores the payload segment of the received data unit in a second memory location separate from the first memory location. The second memory location corresponds to a next location in a storage queue.Type: GrantFiled: June 29, 2020Date of Patent: April 9, 2024Assignee: MARVELL ASIA PTE LTDInventor: Igor Russkikh
-
Publication number: 20240111775Abstract: The present disclosure describes apparatuses and methods for contextual search of a storage system. In some aspects, a metadata manager of a storage system receives a query to search the data stored on the storage media of the apparatus. The metadata manager identifies an entry in a relational database of the metadata manager that includes a label that is relevant to the query and determines, based on the entry in the relational database, a reference address of a target node in a navigational database of the metadata manager that corresponds to the label. As results for the query to search, the metadata manager returns an object of the target node at the reference address in the navigational database and corresponding objects of relative nodes connected to the target node via respective links. By so doing, the metadata database may enable contextual or implicit search of data in the storage system.Type: ApplicationFiled: December 15, 2023Publication date: April 4, 2024Applicant: Marvell Asia Pte LtdInventors: Konstantin Kudryavtsev, Mats Oberg, Nedeljko Varnica
-
Patent number: 11947964Abstract: Examples of a carry chain for performing an operation on operands each including elements of a selectable size is provided. Advantageously, the carry chain adapts to elements of different sizes. The carry chain determines a mask based on a selected size of an element. The carry chain selects, based on the mask, whether to carry a partial result of an operation performed on corresponding first portions of a first operand and a second operand into a next operation. The next operation is performed on corresponding second portions of the first operand and the second operand, and, based on the selection, the partial result of the operation. The carry chain stores, in a memory, a result formed from outputs of the operation and the next operation.Type: GrantFiled: October 25, 2022Date of Patent: April 2, 2024Assignee: Marvell Asia Pte, Ltd.Inventor: David Kravitz
-
Patent number: 11941447Abstract: A hardware client and corresponding method employ an object-oriented memory device. The hardware client generates an object-oriented message associated with an object of an object class. The object class includes at least one data member and at least one method. The hardware client transmits the object-oriented message generated to the object-oriented memory device via a hardware communications interface. The hardware communications interface couples the hardware client to the object-oriented memory device. The object is instantiated or to-be instantiated in at least one physical memory of the object-oriented memory device according to the object class. The at least one method enables the object-oriented memory device to access the at least one data member for the hardware client.Type: GrantFiled: May 3, 2023Date of Patent: March 26, 2024Assignee: Marvell Asia Pte, Ltd.Inventor: Nathan Chrisman
-
Patent number: 11942409Abstract: An integrated circuit includes a first set of dies, each die comprising circuitry and a second set of interposer dies. At least two dies of the first set of dies are connected to each other via at least one of the interposer dies. The at least one of the interposer dies includes first connections connected to a first die of the first set of dies, second connections connected to a second die of the first set of dies, and buffers connected between the first connections and the second connections. The buffers are configured to condition signals between the first die and the second die.Type: GrantFiled: January 24, 2022Date of Patent: March 26, 2024Assignee: MARVELL ASIA PTE LTDInventors: Ferran Martorell, Prasad Subramaniam
-
Patent number: 11943083Abstract: Methods, PHYs, and computer-readable media are provided for reliably receiving data at a physical layer transceiver of an automobile in the presence of noise or interference. A non-equalized signal is received at a physical layer transceiver via a communication channel in a high noise or interference automotive environment.Type: GrantFiled: February 22, 2022Date of Patent: March 26, 2024Assignee: Marvell Asia Pte LtdInventors: Shaoan Dai, Wensheng Sun, Xing Wu
-
Patent number: 11943142Abstract: Embodiments of the present invention are directed to a wildcard matching solution that uses a combination of static random access memories (SRAMs) and ternary content addressable memories (TCAMs) in a hybrid solution. In particular, the wildcard matching solution uses a plurality of SRAM pools for lookup and a spillover TCAM pool for unresolved hash conflicts.Type: GrantFiled: November 23, 2021Date of Patent: March 26, 2024Assignee: MARVELL ASIA PTE, LTDInventors: Jeffrey T. Huynh, Weihuang Wang, Tsahi Daniel, Srinath Atluri, Mohan Balan
-
Patent number: 11943005Abstract: A transmitter transmits a first signal via a first cable at a first baud rate. A receiver receives a second signal via the first cable concurrently with transmitting the first signal via the first cable. The second signal is transmitted by another device at a second baud. rate that is lower than both i) the first baud rate and ii) a third baud rate at which a third signal is being transmitted in a second cable that causes crosstalk in the second signal being received via the first cable. Reception of the second signal at the second baud rate that is lower than the third baud rate facilitates mitigation of the crosstalk in the second signal caused by transmission of the third signal in the second cable at the third baud rate.Type: GrantFiled: December 13, 2021Date of Patent: March 26, 2024Assignee: Marvell Asia Pte LtdInventors: Seid Alireza Razavi Majomard, Ragnar Hlynur Jonsson, David Shen
-
Patent number: 11943367Abstract: An apparatus for performing cryptographic primitives includes a processor that is configured to receive an instruction to perform a cryptographic primitive, where the instruction includes one or more operands, at least one of the operands indicates one or more data structures that include values for the cryptographic primitive, and where the values include a first value indicating a mode of encryption that indicates an order of performing an encryption operation and an authentication operation and a second value indicating a cipher type; and perform the cryptographic primitive and store an output of the cryptographic primitive in an output data structure.Type: GrantFiled: May 18, 2021Date of Patent: March 26, 2024Assignee: Marvell Asia Pte, Ltd.Inventors: Dhanalakshmi Saravanan, Raga Sruthi Nemalipuri, Priya Ainapur, K. Raveendra, Bapu Hinge
-
Patent number: 11934965Abstract: A processing unit to support inference acceleration for machine learning (ML) comprises an inline post processing unit configured to accept and maintain one or more lookup tables for performing a tanh and/or sigmoid operation/function. The inline post processing unit is further configured to accept data from a set of registers configured to maintain output from a processing block instead of streaming the data from an on-chip memory (OCM), perform the tanh and/or sigmoid operation on each element of the data from the processing block on a per-element basis via the one or more lookup tables, and stream post processing result of the per-element tanh and/or sigmoid operation back to the OCM after the tanh and/or sigmoid operation is complete.Type: GrantFiled: April 6, 2021Date of Patent: March 19, 2024Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Ulf Hanebutte, Chia-Hsin Chen
-
Patent number: 11935561Abstract: A method of reading servo wedge data from a rotating constant-density magnetic storage medium having a plurality of tracks, where each track is written at a track pattern frequency, the respective track pattern frequencies varying from a lowest frequency at an innermost one of the tracks to a highest frequency at an outermost one of the tracks, includes, for each respective track, determining, based on the pattern frequency of the respective track, a desired sampling position, sampling actual samples of servo wedge data based on a sampling clock used for all tracks, having a sampling frequency at least equal to the track pattern frequency of the outermost track, determining a phase relationship of the desired sampling position to the sampling clock, and, depending on the phase relationship between the sampling position and the sampling clock, interpolating a sample, or omitting interpolation of a sample and squelching the interpolation clock.Type: GrantFiled: January 20, 2023Date of Patent: March 19, 2024Assignee: Marvell Asia Pte LtdInventor: Supaket Katchmart
-
Patent number: 11936394Abstract: A circuit and corresponding method control cycle time of an output clock used to clock at least one other circuit. The circuit comprises an agile ring oscillator (ARO) and ARO controller. The ARO includes at least one instance of a first ring oscillator (RO) and second RO that generate high and low phases, respectively, of cycles of the output clock. The ARO controller controls durations of the high and low phases, independently, via first and second control words output to the ARO, respectively. In a present cycle of the output clock, the ARO controller effects a change to the high or low phase, or a combination thereof, in a next cycle of the output clock by updating the first or second control word, or a combination thereof, based on an indication of expected usage of the at least one other circuit in the next cycle. The change improves a performance-to-power ratio of the at least one other circuit.Type: GrantFiled: December 2, 2022Date of Patent: March 19, 2024Assignee: Marvell Asia Pte, Ltd.Inventors: Eitan Rosen, Oded Norman
-
Patent number: 11935571Abstract: A method for writing repeatable run-out (RRO) data, to surfaces of a rotating magnetic storage medium in a storage device having two read channels, includes detecting, with a first head, using a first read channel, a servo sync mark (SSM) on a first track on a first surface, establishing a recurring servo-gating signal at a successive fixed interval from the SSM, detecting, with the first head, servo signals from the first track on occurrence of the recurring servo-gating signal, processing the servo signals from the first track, to generate first positioning signals for positioning the first head relative to the first track, following a similar procedure with a second read channel having a second head to generate second positioning signals for the second read head, and writing first and second RRO data to servo wedges of the first and second tracks according to the respective positioning signals.Type: GrantFiled: December 15, 2022Date of Patent: March 19, 2024Assignee: Marvell Asia Pte LtdInventor: Supaket Katchmart
-
Patent number: 11934863Abstract: A system to support a machine learning (ML) operation comprises an array-based inference engine comprising a plurality of processing tiles each comprising at least one or more of an on-chip memory (OCM) configured to maintain data for local access by components in the processing tile and one or more processing units configured to perform one or more computation tasks on the data in the OCM by executing a set of task instructions. The system also comprises a data streaming engine configured to stream data between a memory and the OCMs and an instruction streaming engine configured to distribute said set of task instructions to the corresponding processing tiles to control their operations and to synchronize said set of task instructions to be executed by each processing tile, respectively, to wait current certain task at each processing tile to finish before starting a new one.Type: GrantFiled: April 22, 2021Date of Patent: March 19, 2024Assignee: Marvell Asia Pte LtdInventors: Avinash Sodani, Senad Durakovic, Gopal Nalamalapu