Patents Examined by Cassandra F Cox
-
Patent number: 11909407Abstract: A system and method to dynamically control a reset signal for an IQ divider are provided. The system includes an IQ divider configured to output a IQ divider output clock; an input configured to receive a reference clock; a failure sensing circuit configured to sense a failure in the IQ divider output clock, the failure sensing circuit including an automatic frequency calibration (AFC) logic; and a control circuit configured to control a reset signal provided to the IQ divider, based on an output of the failure sensing circuit corresponding the failure sensed by the failure sensing circuit.Type: GrantFiled: September 19, 2022Date of Patent: February 20, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Praveen Rathee, Vishnu Kalyanamahadevi Gopalan Jawarlal, Sanjeeb Kumar Ghosh, Avneesh Singh Verma
-
Patent number: 11909408Abstract: A SerDes module clock network architecture comprises, a reference clock input port, a plurality of data transmission channels, several user logic interfaces, several frequency division branches and a phase locked loop. The reference lock input port receives an input clock and conveys the input clock to the phase locked loop, the phase locked loop receives the input lock and outputs a PLL output clock signal, the PLL output clock signal is conveyed to the plurality of data transmission channels, and the PLL output clock signal is conveyed to the frequency division branches, and after frequency division, user interface clocks are output and conveyed to the user logic interfaces. When the PLL output clock signal in a SerDes is provided to an internal dedicated channel, several frequency division branches are also divided, and after frequency division, the signal is output to the user logic interfaces for use by an FPGA.Type: GrantFiled: March 24, 2021Date of Patent: February 20, 2024Assignee: SHENZHEN PANGO MICROSYSTEMS CO., LTD.Inventors: Shengwen Xiang, Ying Liu
-
Patent number: 11901901Abstract: In described examples, a pulse width modulation (PWM) system includes an initiator and a receiver. The initiator includes an initiator counter and an initiator PWM signal generator. The initiator counter advances an initiator count in response to an initiator clock signal. The initiator PWM signal generator generates an initiator PWM signal in response to the initiator count. The receiver includes a receiver counter, a receiver PWM signal generator, and circuitry configured to reset the receiver count. The receiver counter advances a receiver count in response to a receiver clock signal. The receiver PWM signal generator generates a receiver PWM signal in response to the receiver count. The circuitry resets the receiver count in response to a synchronization signal and based on an offset.Type: GrantFiled: January 17, 2023Date of Patent: February 13, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Venkataratna Subrahmanya Bharathi Akondy Raja Raghupathi, Sam Gnana Sabapathy
-
Patent number: 11894619Abstract: A passive vector modulator (PVM) includes a divider that splits an input signal into a first divided signal and a second divided signal 90° apart in phase. The PVM includes a switched transformer phase shifter including primary windings to form first primary windings and second primary windings receiving the first divided signal and the second divided signal respectively. First secondary windings are coupled to the first primary windings, the first secondary windings being center-tapped and outputting first and second phase shifted output signals, phase shifted 180° and 0° respectively. Second secondary windings are coupled to the second primary windings, the second secondary windings being center-tapped and outputting third and fourth phase shifted signals, phase shifted 270° and 90° respectively. The PVM includes a switch configured to receive the phase shifted output signals. The switch selectively outputs one of the phase shifted output signals, or a combination, from the PVM.Type: GrantFiled: July 23, 2021Date of Patent: February 6, 2024Assignee: RAYTHEON COMPANYInventors: Bryan Fast, Wesley S. Pan, Peter Song
-
Patent number: 11888480Abstract: An apparatus and method for synchronizing a triggered system to a triggering system by tracking the timing of rising and falling edges of a clock signal at the triggered system and using the tracked timing values for phase shift adjustment of a time base at the triggered systems.Type: GrantFiled: November 9, 2020Date of Patent: January 30, 2024Assignee: Microsoft Technology Licensing, LLC.Inventor: Ori Laslo
-
Patent number: 11888487Abstract: A phase interpolation device and a multi-phase clock generation device are provided. The phase interpolation device includes a digital controller circuit and a phase interpolator that includes a capacitor and circuit branches, which are controlled by the digital controller circuit to generate an n-th phase clock of N phase clocks between first and second input clocks. When the n-th phase clock is generated, the digital controller circuit controls, in response to appearances of rising edges of the first input clock, the circuit branches to charge the capacitor using (N?n+1)×M ones of the first current source, and controls, in response to appearances of rising edges of the second input clock, the circuit branches to use N×M ones of the first current source to charge the capacitor. N, M, n are integers.Type: GrantFiled: November 30, 2022Date of Patent: January 30, 2024Assignee: REALTEK SEMICONDUCTOR CORP.Inventors: Tsung-Han Tsai, Peng-Fei Lin, Kuo-Wei Chi
-
Patent number: 11881862Abstract: A system includes a first park circuit having a signal input, an output, and a control input. The system also includes a first signal path having an input and an output, wherein the input of the first signal path is coupled to the output of the first park circuit. The system also includes a second park circuit having a signal input, an output, and a control input, wherein the signal input of the second park circuit is coupled to the output of the first signal path. The system further includes a second signal path having an input and an output, wherein the input of the second signal path is coupled to the output of the second park circuit.Type: GrantFiled: August 17, 2021Date of Patent: January 23, 2024Assignee: QUALCOMM INCORPORATEDInventors: Udayakiran Kumar Yallamaraju, Xia Li, Pankaj Deshmukh, Vajram Ghantasala, Bin Yang, Vishal Mishra, Bharatheesha Sudarshan Jagirdar, Arun Sundaresan Iyer, Amod Phadke, Vanamali Bhat
-
Patent number: 11881866Abstract: An electronic device and a method of controlling a slew rate for high-speed data communications are provided. The electronic device, according to an embodiment of the disclosure, includes a serializer configured to receive parallel data from another electronic device along with clock rate information, and convert the parallel data into serial data. The electronic device further includes a delay generator configured to generate a delay in the converted serial data using the clock rate information. The electronic device further includes a multiplexer configured to multiplex the converted serial data of the non-slew mode with the delayed data of the slew mode. The electronic device further includes a plurality of driver legs configured to receive the multiplexed data, and transfer the multiplexed data to the another electronic device. The electronic device further includes at least one of a voltage-controlled oscillator and a current-controlled oscillator configured to generate the clock rate information.Type: GrantFiled: August 2, 2022Date of Patent: January 23, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Umamaheswara Reddy Katta, Tamal Das, Vishal Khatri, Ankur Ghosh
-
Patent number: 11876520Abstract: A semiconductor package includes a VLSI semiconductor die and one or more output circuits connected to supply power to the die mounted to a package substrate. The output circuit(s), which include a transformer and rectification circuitry, provide current multiplication at an essentially fixed conversion ratio, K, in the semiconductor package, receiving AC power at a relatively high voltage and delivering DC power at a relatively low voltage to the die. The output circuits may be connected in series or parallel as needed. A driver circuit may be provided outside the semiconductor package for receiving power from a source and driving the transformer in the output circuit(s), preferably with sinusoidal currents. The driver circuit may drive a plurality of output circuits. The semiconductor package may require far fewer interface connections for supplying power to the die.Type: GrantFiled: July 30, 2021Date of Patent: January 16, 2024Assignee: Vicor CorporationInventors: Patrizio Vinciarelli, Andrew T. D'Amico
-
Patent number: 11876100Abstract: An array substrate includes a base substrate including a first surface, a plurality of scanning signal lines disposed on the first surface, and at least two groups of shift register circuits disposed in a display area of the first surface. The first surface has the display area. Each scanning signal line extends along a first direction. Each group of shift register circuits includes a plurality of shift register circuits arranged along a second direction. Each shift register circuit is coupled to a scanning signal line. The first direction and the second direction intersect. At least one group of shift register circuits is disposed in a non-edge region of the display area. The shift register circuit disposed in the non-edge region of the display area is configured to transmit a scanning signal to the scanning signal line at both sides of the shift register circuit along the first direction.Type: GrantFiled: November 29, 2019Date of Patent: January 16, 2024Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Dongni Liu, Minghua Xuan, Feng Qu, Qi Qi
-
Patent number: 11876521Abstract: The present disclosure relates to dynamically updating a delay line code. A method for updating the delay line code may include receiving a strobe input at a coarse delay line. The method may further include receiving a coarse delay cell code at the coarse delay line. The method may also include generating a first clock path based upon a first chain of interleaved logic gates included within the coarse delay line. The method may additionally include generating a second clock path based upon a second chain of interleaved logic gates included within the coarse delay line. The method may further include receiving the first clock path, and the second clock path, and a fine delay cell code at a fine delay cell. The method may also include generating a strobe delayed output based upon the first clock path, and the second clock path, and the fine delay code.Type: GrantFiled: April 26, 2022Date of Patent: January 16, 2024Assignee: Cadence Design Systems, Inc.Inventors: Hajee Mohammed Shuaeb Fazeel, Jitendra Kumar Yadav, Thomas Evan Wilson
-
Patent number: 11868845Abstract: A system and method for counting items are described. A photocell detects an item, after which a converter converts the generated digital signal to an audio signal that a computing device can recognize. Data from the counting of items is displayed on a user interface of the computing device and/or other visual interfaces.Type: GrantFiled: February 11, 2022Date of Patent: January 9, 2024Assignee: North Shore Architecture, PCInventor: James Joseph McCormack
-
Patent number: 11863191Abstract: An improved ramp generator enables a very high degree of linearity in an output voltage ramp signal. Output ramps of the output voltage ramp signal are alternatingly produced from two preliminary ramp signals during alternating time periods. Preliminary ramps are produced at different preliminary ramp nodes that are alternatingly connected to an output node. The preliminary ramps continuously ramp during and in some cases beyond, e.g., before and/or after, the time periods. In some embodiments, switches alternatingly connect two capacitors to at least one current source, a reset voltage source, and the output node to alternatingly produce the preliminary ramps.Type: GrantFiled: October 7, 2022Date of Patent: January 2, 2024Assignee: Silanna Asia Pte LtdInventors: Joseph H. Colles, Steven E. Rosenbaum
-
Patent number: 11855644Abstract: A digitally controlled delay line (DCDL) includes input and output terminals, and a plurality of stages that propagate a signal along a first signal path from the input terminal to a selectable return stage and along a second signal path from the return stage to the output terminal. Each stage includes a first inverter that selectively propagates the signal along the first signal path, a second inverter that selectively propagates the signal along the second signal path, and a third inverter that selectively propagates the signal from the first signal path to the second signal path. At least one of the first or third inverters includes a tuning portion including either a plurality of parallel, independently controllable p-type transistors coupled in series with a single independently controllable n-type transistor, or a plurality of parallel, independently controllable n-type transistors coupled in series with a single independently controllable p-type transistor.Type: GrantFiled: January 18, 2023Date of Patent: December 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chung-Peng Hsieh, Chih-Chiang Chang, Yung-Chow Peng
-
Patent number: 11855642Abstract: A programmable delay structure includes at least one delay stage, each including an inverter connected between input and output nodes, a threshold voltage (VT)-programmable transistor, and a capacitor connectable to the output node through the transistor. During program mode operations, the transistor is programmed to have a low or high VT. During delay mode operation, the gate voltage is set between the low and high VTs. If the transistor has the low VT, the capacitor is connected to the output node and signal delay is increased. If the transistor has the high VT, the capacitor is not connected to the output node and signal delay is not increased. Illustrated embodiments include additional components for facilitating program mode and delay mode operations. Illustrated embodiments also include multiple delay stages where the output node of one stage is connected to the input node of the next. Also disclosed are associated operating methods.Type: GrantFiled: September 6, 2022Date of Patent: December 26, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Navneet K. Jain, Venkatesh P. Gopinath
-
Patent number: 11855645Abstract: Aspects of the present disclosure related to a method of duty-cycle distortion compensation in a system including a clock generator configured to generate a clock signal. The method includes measuring one or more parameters of the clock signal, determining a duty-cycle adjustment based on the measured one or more parameters, and adjusting a duty cycle of the clock signal based on the determined duty-cycle adjustment.Type: GrantFiled: September 25, 2021Date of Patent: December 26, 2023Assignee: QUALCOMM INCORPORATEDInventors: Keith Alan Bowman, Daniel Yingling, Dipti Ranjan Pal
-
Patent number: 11848674Abstract: The present invention provides a counter unit (10) that supports, in a plurality of output devices, both a case where there is no problem in a state in which common signal terminals or power supply terminals are connected by common wiring, and a case where it is preferable to connect the common signal terminals or the power supply terminals by circuits insulated from each other. The counter unit (10) is provided with a switching unit (15) that performs switching between a non-insulated circuit (16) that connects a plurality of common signal terminals (COMA, COMB, COMC) and/or a plurality of power supply terminals (IOV, IOG) by common wiring, and an insulated circuit (17) that connects the plurality of common signal terminals and/or the plurality of power supply terminals by circuits insulated from each other.Type: GrantFiled: March 2, 2020Date of Patent: December 19, 2023Assignee: OMRON CorporationInventor: Yoshitaka Kikunaga
-
Patent number: 11848656Abstract: A power delivery network, circuit, and method reduce die package resonance of an integrated circuit (IC) die. Decoupling capacitors interact with equivalent series inductances (ESLs) of power conductors within a package carrier substrate create the die package resonance characteristic. In one form an anti-resonance tuning circuit has a first branch including a first inductance coupled to one of an IC die positive power supply conductor and an IC die negative power supply conductor, and a second branch coupled directly to a selected one of a carrier substrate positive or negative conductive structures, the second branch comprising a second inductance inductively coupled to the first inductance.Type: GrantFiled: June 24, 2021Date of Patent: December 19, 2023Assignee: ATI Technologies ULCInventor: Fei Guo
-
Patent number: 11843385Abstract: Disclosed herein is an apparatus that includes: a first input node supplied with a first clock signal; a first clock path configured to output a delayed first clock signal, the first clock path including first and second delay elements coupled in series; a second clock path configured to output additional delayed first clock signal, the second clock path including third and fourth delay elements coupled in series; a first mixer circuit configured to interpolate the delayed first clock signal and the additional delayed first clock signal to reproduce an adjusted clock signal as the first clock signal; and a control circuit configured to control delay amounts of the first, second, third, and fourth delay elements with first, second, third, and fourth codes different from one another.Type: GrantFiled: July 5, 2022Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventor: Yasuo Satoh
-
Patent number: 11824526Abstract: A circuit for preventing false turn-on of a semiconductor switching device includes an active clamp circuit, a control circuit, a power amplifier circuit, and a suppression circuit. The control circuit is coupled to an input of the power amplifier circuit. An output of the power amplifier circuit is coupled to a gate of the semiconductor switching device. The active clamp circuit is configured to operate within a preset period when a voltage between the first end of the semiconductor switching device and a second end of the semiconductor switching device is greater than a preset voltage. The suppression circuit includes a controllable switch, which is configured to turn on after the operation of the active clamp circuit is completed, such that potential at the input of the power amplifier circuit is clamped to a fixed potential.Type: GrantFiled: March 10, 2022Date of Patent: November 21, 2023Assignee: DELTA ELECTRONICS (SHANGHAI) CO., LTD.Inventors: Lifeng Qiao, Jie Zhao, Dehui Zhang, Erlei Li, Teng Liu, Jianping Ying