Patents Examined by Cassandra F Cox
-
Patent number: 11728729Abstract: A semiconductor package includes a VLSI semiconductor die and one or more output circuits connected to supply power to the die mounted to a package substrate. The output circuit(s), which include a transformer and rectification circuitry, provide current multiplication at an essentially fixed conversion ratio, K, in the semiconductor package, receiving AC power at a relatively high voltage and delivering DC power at a relatively low voltage to the die. The output circuits may be connected in series or parallel as needed. A driver circuit may be provided outside the semiconductor package for receiving power from a source and driving the transformer in the output circuit(s), preferably with sinusoidal currents. The driver circuit may drive a plurality of output circuits. The semiconductor package may require far fewer interface connections for supplying power to the die. Multi-output POL circuits may be used in conjunction with on-chip rail-selection and regulation circuitry to further improve efficiency.Type: GrantFiled: January 18, 2022Date of Patent: August 15, 2023Assignee: Vicor CorporationInventors: Patrizio Vinciarelli, Andrew T. D'Amico
-
Patent number: 11728814Abstract: The disclosure provides a voltage droop monitor (VDM) and a voltage droop monitoring method. The method includes: receiving a first reference clock signal and delaying the first reference clock signal as a first clock signal; delaying the first clock signal as a corresponding second clock signal; receiving the corresponding second clock signal from the corresponding first DCDL and generating a corresponding third clock signal via modifying a phase of the corresponding second clock signal; receiving the corresponding third clock signal; receiving a second reference clock signal; and collectively outputting a TDC code combination based on the second reference clock signal and the corresponding third clock signal, wherein the TDC code combination varies in response to a voltage variation of a to-be-monitored voltage.Type: GrantFiled: June 6, 2022Date of Patent: August 15, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chin-Ming Fu
-
Patent number: 11720131Abstract: A power supply circuit, includes: an N-channel depletion type output transistor connected between an input terminal of an input voltage and an output terminal of an output voltage; and an operational amplifier configured to control a gate of the output transistor so that a feedback voltage corresponding to the output voltage matches a reference voltage.Type: GrantFiled: January 7, 2022Date of Patent: August 8, 2023Assignee: Rohm Co., Ltd.Inventor: Hiroki Inoue
-
Patent number: 11722010Abstract: A coil structure for wireless power transmission is provided. The coil structure comprises: a primary resonance coil wound in a spiral shape around a centripetal point; a primary induction coil, which supplies power to the primary resonance coil in a nonconnected state with an input or output terminal of the primary resonance coil and is wound in a spiral shape on a substantially same plane around a substantially same centripetal point as the centripetal point; a switch configured to be parallel with the primary resonance coil so as to control the ON and OFF of an operation of the primary resonance coil; and a capacitor coupled to the primary resonance coil so as to form a magnetic resonance with the primary resonance coil.Type: GrantFiled: June 29, 2022Date of Patent: August 8, 2023Assignee: GE Hybrid Technologies, LLCInventors: Chun Kil Jung, Hak Do Kim, Sang Youn Noh
-
Patent number: 11722127Abstract: A phase interpolator includes phase interpolator circuitries. The phase interpolator circuitries generate an output clock signal from an output node according to phase control bits and clock signals. Phases of the clock signals are different from each other. Each phase circuitry includes phase buffer circuits. Each phase buffer circuit is turned on according a first bit and a second bit of the phase control bits, in order to generate a signal component in the output clock signal according to a corresponding clock signal of the clock signals. Each phase buffer circuit includes a first resistor and a second resistor, and transmits one of a first voltage and a second voltage to the output node according to the corresponding clock signal, in which the first voltage is transmitted to the output node via the first resistor, and the second voltage is transmitted to the output node via the second resistor.Type: GrantFiled: August 4, 2022Date of Patent: August 8, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yuan-Sheng Lee, Yao-Chia Liu
-
Patent number: 11720138Abstract: Provided is a method for delaying signals. The method includes: determining a total quantity of delay phases by which a drive signal is to be delayed; determining, based on a clock period of each level of delay clock signals of a plurality of levels of delay clock signals, a quantity of clock periods of each level of delay clock signals that are required for delaying by the total quantity of delay phases, wherein the clock periods of the levels of delay clock signals decrease sequentially from a first level to a last level; and delaying the drive signal by the quantities of clock periods of the levels of delay clock signals sequentially in descending order, and outputting the drive signal after delay.Type: GrantFiled: October 29, 2020Date of Patent: August 8, 2023Assignee: BOE Technology Group Co., Ltd.Inventors: Jijing Huang, Dawei Tang, Zhiming Yang, Qiong Wu, Zongmin Liu
-
Patent number: 11705896Abstract: Apparatuses and methods of DLL measurement initialization are disclosed. An example apparatus includes: a clock enable circuit that provides a first clock signal having a half frequency of an input clock signal and second clock signals having a quarter frequency of the input clock signal; a coarse delay that provides the first clock signal with a coarse delay; a fine delay that provides the first clock signal with the coarse delay and a fine delay as an output clock signal; a model delay having a feedback delay equivalent to a sum of delays of an input stage and an output stage, and provides a feedback signal that is the output clock signal with the feedback delay; and a measurement initialization circuit that performs measurement initialization. The measurement initialization circuit includes synchronizers that receive the feedback signal and the second clock signals, and provide a stop signal to the coarse delay.Type: GrantFiled: December 2, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventor: Yasuo Satoh
-
Patent number: 11684075Abstract: A device for generating alternating electric field of low frequency, a system for generating alternating electric field of low frequency, and a signal regulating method are provided. According to implementations herein, a device for generating alternating electric field of low frequency may comprise an input control module, a transformer, an output control module, and an electric discharge module. In one aspect, an input end of the input control module is configured to be coupled with an external AC power supply, the input control module is coupled with a primary side winding of the transformer, one end of a secondary side winding of the transformer is coupled with the output control module, the output control module is coupled with the electric discharge module, and the other end of the secondary side winding of the transformer is coupled with ground potential.Type: GrantFiled: January 31, 2018Date of Patent: June 27, 2023Assignee: Zhejiang Chilly Technology Corp. Ltd.Inventor: Ming Yu
-
Patent number: 11688443Abstract: A semiconductor device includes: a first transfer path outputting a first preliminary signal; a second transfer path outputting a second preliminary signal; a third transfer path outputting a third preliminary signal; a first calibration circuit generating a first calibration code corresponding to a difference in delay values between the first transfer path and a selected transfer path having a largest delay value among the first to third transfer paths; a second calibration circuit generating a second calibration code corresponding to a difference in delay values between the second transfer path and the selected transfer path; a third calibration circuit generating a third calibration code corresponding to a difference in delay values between the third transfer path and the selected transfer path; a first delay control circuit generating a first signal; a second delay control circuit generating a second signal; and a third delay control circuit generating a third signal.Type: GrantFiled: January 5, 2022Date of Patent: June 27, 2023Assignee: SK hynix Inc.Inventor: Dong Uk Lee
-
Patent number: 11670474Abstract: The invention relates to a circuit arrangement (12) for monitoring and triggering an igniter (5) of an active electrical fuse (6). The arrangement comprises: a control and evaluation unit (1), an alternating current generating unit (2) activated by the control and evaluation unit (1), an alternating current transmission unit arranged between the igniter (5) and the alternating current generating unit (2), the control and evaluation unit (1) being designed and programmed, in a first operational state, to determine the electrical resistance of the igniter (5) from a current detected on the primary side and a voltage detected on the primary side, the value of the resistance being a measure for tripping of the igniter (5), and, in a second operational state, to trigger the igniter (5) by means of the alternating current generating unit (2).Type: GrantFiled: October 22, 2019Date of Patent: June 6, 2023Assignee: Rolls-Royce Deutschland Ltd & Co KGInventor: Rainer Viertler
-
Patent number: 11671076Abstract: Devices and methods for detecting and correcting duty cycles are described. An input switching unit is configured to perform at least one of an operation of outputting differential input signals as a first combination of first and second output signals and an operation of outputting the differential input signals as a second combination of the first and second output signals, according to one of a plurality of control signals. A comparator is configured to receive the first output signal through a first input terminal thereof, to receive the second output signal through a second input terminal thereof, to generate duty detection signals by comparing the signal of the first input terminal and the signal of the second input terminal according to at least another one of the plurality of control signals, and to adjust an offset of at least one of the first input terminal and the second input terminal.Type: GrantFiled: November 2, 2022Date of Patent: June 6, 2023Assignee: SK hynix Inc.Inventors: Dae Ho Yang, Kwan Su Shon, Yo Han Jeong, Dong Shin Jo
-
Patent number: 11671086Abstract: A circuit system is disclosed. In one example, the circuit system includes a clock tree circuit with multiple lanes to which a clock signal is distributed. A duty correction circuit is provided for each of the multiple lanes, and corrects a duty ratio of the clock signal. A clock gating circuit group has a clock gating circuit for each of the multiple lanes and receives, as input, the clock signal from the duty correction circuit. The clock gating circuit group starts output of the clock signal from each of a plurality of the clock gating circuits in a predetermined period. A variable delay circuit is provided in association with each of a plurality of the duty correction circuits and is capable of changing a delay time of a control signal that controls a timing of starting output of the clock signal from the clock gating circuit.Type: GrantFiled: April 3, 2020Date of Patent: June 6, 2023Assignee: Sony Semiconductor Solutions CorporationInventors: Yuya Kimura, Hisashi Owa, Takashi Nakamura
-
Patent number: 11664792Abstract: An electronic device and data transmission protection device thereof are provided. The data transmission protection device includes an input clock signal detector and a control signal generator. The input clock signal detector receives a reference clock signal, and detects a frequency of an input clock signal provided by a host end according to the reference clock signal, and frequencies of the reference clock signal and the input clock signal are different. The control signal generator enables a generated control signal when the frequency of the input clock signal is larger than a safety setting value. The control signal is used to disable the host end to perform a data accessing operation on a protected circuit.Type: GrantFiled: June 2, 2022Date of Patent: May 30, 2023Assignee: ASPEED Technology Inc.Inventors: Chin-Ting Kuo, Chih-Chiang Mao
-
Patent number: 11662763Abstract: An electronic device comprising one or more subcircuits configured to receive a clock signal, the clock signal configured to switch from a reference clock signal to a second clock signal based on a clock bypass signal, a timer configured to receive the reference clock signal and output an alignment signal based on the reference clock signal, wherein a frequency of the alignment signal is determined based on clock frequencies of the one or more subcircuits; a clock alignment module coupled to the timer and the one or more subcircuits and configured to receive the clock bypass signal, determine that the clock bypass signal has changed to switch the one or more subcircuits to the reference clock signal from the second clock signal, block the clock signal from being received by the one or more subcircuits, receive the alignment signal, and unblock the clock signal based on the alignment signal.Type: GrantFiled: November 29, 2021Date of Patent: May 30, 2023Assignee: Texas Instruments IncorporatedInventors: Varun Singh, Rejitha Nair, John Chrysostom Apostol, Venkateswar Reddy Kowkutla, Raghavendra Santhanagopal
-
Patent number: 11664791Abstract: A method includes performing a duty-cycle correction. The method can include inputting a signal to a duty-cycle correction circuit. The method can further include transferring the signal through an alternating current-coupling (AC-coupling) component of the duty-cycle correction circuit. The method can further include transferring the signal through a feedback circuit, wherein the feedback circuit comprises a plurality of resistors. The method can further include outputting a signal that includes a corrected duty-cycle with a particular amount of duty-cycle distortion.Type: GrantFiled: September 1, 2021Date of Patent: May 30, 2023Assignee: Micron Technology, Inc.Inventors: Ming-ta Hsieh, Taylor Loftsgaarden
-
Patent number: 11658665Abstract: A clock synchronization circuit that includes a signal generation circuit configured to generate a first signal and a second signal by receiving a signal output under a first clock with two logic circuits that respectively operate under a second clock different from the first clock; and a synchronization circuit configured to receive the first signal, the second signal, and a synchronization enabling signal for adjusting phases of the first signal and the second signal, and control the phases of the first signal and the second signal using a first output result from a logical operation performed on the second signal and on a result of a logical operation with the first signal and the synchronization enabling signal, and using a second output result from a logical operation performed on the first signal and on a result of a logical operation with the second signal and the synchronization enabling signal.Type: GrantFiled: March 22, 2022Date of Patent: May 23, 2023Assignee: LAPIS TECHNOLOGY CO., LTD.Inventor: Daisuke Nihei
-
Patent number: 11656651Abstract: According to one embodiment, an interface system includes a receiver, a first clock generator, a second clock generator, and a sampling circuit. The receiver is configured to receive a first clock and serial data from a host. The first clock generator includes a first voltage controlled oscillator (VCO) and is configured to generate a second clock on the basis of the first clock. The second clock generator includes a second voltage controlled oscillator (VCO) and is configured to generate a third clock on the basis of the serial data. The sampling circuit is configured to sample reception data on the basis of the third clock and the serial data.Type: GrantFiled: August 11, 2022Date of Patent: May 23, 2023Assignee: Kioxia CorporationInventors: Toshitada Saito, Akihisa Fujimoto
-
Patent number: 11658645Abstract: A duty correction device includes a global duty correction circuit and a local duty correction circuit. The global duty correction circuit performs a global duty correction operation on a first clock signal and a second clock signal based on a local correction signal. The local duty correction circuit performs a local duty correction by detecting phases of the first and second clock signals, and enables the local correction signal when a number of the local duty correction operation reaches a threshold value.Type: GrantFiled: July 1, 2022Date of Patent: May 23, 2023Assignee: SK hynix Inc.Inventor: Hyun Wook Han
-
Patent number: 11658648Abstract: A system includes a sampler, a receiver phase-locked loop circuit configured to provide one or more input clock signals, and a phase interpolation circuit coupled to the receiver phase-locked loop circuit and the sampler. The phase interpolation circuit further includes a first phase interpolator configured to generate a first recovered clock signal based on the one or more input clock signals and a first code, and a second phase interpolator configured to generate a second recovered clock signal based on the one or more input clock signals and a second code, wherein the second code has an interpolation code offset from the first code, wherein the interpolation code offset corresponds to a phase shift in the second recovered clock signal relative to the first recovered clock signal, wherein the outputs of the first phase interpolator and second phase interpolator are configured to be merged.Type: GrantFiled: January 31, 2022Date of Patent: May 23, 2023Assignee: Avago Technologies International Sales Pte. LimitedInventors: Hyung-Joon Jeon, Yonghyun Shim, Delong Cui, Jun Cao
-
Patent number: 11652474Abstract: A semiconductor device includes a delay compensation circuit and a bias control circuit. The delay compensation circuit includes a variable delay circuit configured to generate an output signal by delaying an input signal and configured to compensate, according to a first bias control signal, for delay fluctuation caused by fluctuation of a power supply voltage between a first power source and a second power source. The bias control circuit is configured to generate the first bias control signal to compensate for the delay fluctuation.Type: GrantFiled: May 10, 2021Date of Patent: May 16, 2023Assignees: SK hynix Inc., Seoul National University R&DB FoundationInventors: Soyeong Shin, Yongjae Lee, Jiheon Park, Deog-Kyoon Jeong