Patents Examined by Daniel Rojas
-
Patent number: 8447243Abstract: A configurable transceiver includes an RF receiver that generates a stream of inbound data from at least one received RF signal, wherein the RF receiver is configurable in response to a control signal. An RF transmitter generates at least one RF signal from a stream of outbound data, wherein the RF transmitter section is configurable in response to the control signal. A configuration controller generates the control signal based on channel data. A power management unit generates at least one receiver supply signal and at least on transmitter supply signal in accordance with a plurality of power consumption parameters, and wherein the power management unit adjusts at least one of the plurality of power consumption parameters based on the control signal.Type: GrantFiled: April 12, 2012Date of Patent: May 21, 2013Assignee: Broadcom CorporationInventor: Ahmadreza (Reza) Rofougaran
-
Patent number: 8446188Abstract: An integrated circuit configured for producing a predetermined output in a sequential circuit during power on is disclosed. The integrated circuit includes one or more capacitors coupled to one or more internal nodes. The one or more capacitors charge the internal nodes if a voltage at the power supply node ramps up to a set voltage at or faster than a period of time. The integrated circuit also includes a first transistor coupled to the power supply node. The first transistor produces leakage current that charges one or more internal nodes when the voltage on the power supply node ramps up to the set voltage no faster than the period of time. The integrated circuit also includes an output node. A logical value on the output node is based on a logical value on the charged internal nodes when an input signal to the sequential circuit is not active and the voltage on the power supply node is at the set voltage.Type: GrantFiled: April 19, 2010Date of Patent: May 21, 2013Assignee: QUALCOMM, IncorporatedInventors: Kashyap R. Bellur, Anosh B. Davierwalla, Christian Holenstein
-
Patent number: 8446183Abstract: A unit cell for a Read-In Integrated Circuit employs a signal sampling circuit with a voltage input controlled by a first switch, a capacitor charged by the voltage input and a linear amplifier connected to the capacitor. An output through a second switch samples the capacitor as the input signal for a transistor cascade for emitter current supply incorporating a first transistor receiving the input signal and a second transistor serially connected to the first transistor with a parallel resistor. The second transistor is maintained in saturation for a first portion of the input signal range with the first transistor acting as a source follower for that range. Linear current flow through the resistor results allowing high resolution control in the low current range.Type: GrantFiled: June 24, 2010Date of Patent: May 21, 2013Assignee: Nova Research, Inc.Inventor: Jon Paul Curzan
-
Patent number: 8446186Abstract: In an embodiment, a device includes a buffer circuit with first and second buffer outputs and a latency locked loop (LLL) circuit. The LLL circuit includes first and second LLL inputs for receiving first and second input signals and includes at least one shared component that is time shared. The at least one shared component is configured to measure edge timing errors in output signals on the first and second buffer outputs relative to the first and second inputs signals and to generate delay adjustment signals to adjust timing of edge transitions within the first and second input signals provided to the buffer circuit to control a total propagation delay from the first and second LLL inputs to the first and second buffer outputs.Type: GrantFiled: June 7, 2010Date of Patent: May 21, 2013Assignee: Silicon Laboratories Inc.Inventors: John M. Khoury, Eduardo Viegas
-
Patent number: 8446201Abstract: A novel high-speed phase splitter circuit (100) and method of operation are disclosed. This high-speed phase splitter (100) creates a differential rail-to-rail output signal from a single ended input signal, with an inherent low skew and symmetrical output. The circuit (100) uses a phase splitting input stage (110, 130) followed by several amplification stages (150, 170) that are symmetrical and balanced in nature.Type: GrantFiled: April 19, 2005Date of Patent: May 21, 2013Assignee: NXP B.V.Inventors: Elie G. Khoury, DC Sessions
-
Patent number: 8446195Abstract: A method of communicating with a source synchronous device can include determining an expected number of pulses of a strobe signal to be received in response to a first read request directed to the source synchronous device and receiving the strobe signal from the source synchronous device. Pulses in the strobe signal can be counted. Responsive to detecting a last pulse of the expected number of pulses of the strobe signal, the strobe signal can be replaced with a reference signal that is phase and frequency aligned with the strobe signal.Type: GrantFiled: June 4, 2010Date of Patent: May 21, 2013Assignee: Xilinx, Inc.Inventors: Richard W. Swanson, Tao Pi
-
Patent number: 8446192Abstract: A PLL circuit which can obtain a VCO output having satisfactory spurious output characteristics with respect to all channels and which can suppress the fluctuation of the characteristics due to a temperature change is disclosed. A control circuit 3 provides a frequency division ratio table 32 where frequency division ratios to improve spurious output characteristics in the output of a VCO for each channel number at temperatures are stored, and the control circuit reads, from the table 32, the frequency division ratio corresponding to the temperature detected by the temperature sensor 31 and an input channel number, to set the frequency division ratio in a PLL IC 2 and to set the channel number and the frequency division ratio in a DDS circuit 4. The DDS circuit 4 calculates the value of a reference frequency based on the channel number and the frequency division ratio to generate the reference frequency.Type: GrantFiled: June 11, 2010Date of Patent: May 21, 2013Assignee: Nihon Dempa Kogyo Co., LtdInventor: Hiroki Kimura
-
Patent number: 8441292Abstract: In one embodiment, multiple (serializer/deserializer) SERDES channels are aligned by selectively slipping one or more of the incoming serial data streams one bit at a time prior to deserialization. Within each SERDES channel, a slip circuit slips the corresponding serial data stream by one bit (i.e., one unit interval (UI)) by extending the high portion of the duty cycle of a corresponding clock signal. The high portion of the clock signal is extended using a 3-to-1 mux that selects a fixed high signal, such as the high power supply rail, as an intermediate mux output signal whenever transitioning between two different applied clock signals that are offset from one another by one UI. In this way, the slip circuit avoids glitches that might otherwise result from switching directly between the two clock signals.Type: GrantFiled: June 11, 2010Date of Patent: May 14, 2013Assignee: Lattice Semiconductor CorporationInventors: Phillip Johnson, Richard Booth, Paulius Mosinskis
-
Patent number: 8384447Abstract: A semiconductor apparatus comprises a power-up signal generation section configured to generate a power-up signal, a driver configured to drive and output the power-up signal, and a main circuit block configured to perform predetermined functions in response to an output from the driver, wherein the power-up signal generation section and an input terminal of the driver are connected by a disconnectable element.Type: GrantFiled: August 13, 2012Date of Patent: February 26, 2013Assignee: SK Hynix Inc.Inventors: Sin Hyun Jin, Sang Jin Byeon
-
Patent number: 8373458Abstract: According to one embodiment, a circuit comprises a Capacitive Trans-Impedance Amplifier (CTIA) configured to receive a current pulse at an input and convert the current pulse to a voltage step. The voltage step is directed to a first signal path and a second signal path. When the voltage step exceeds a first threshold, the first signal path directs an enable pulse to the second signal path. The second signal path generates an output pulse when the voltage step exceeds a second threshold and the enable pulse is enabled. The second signal path comprises a first, a second, and a third amplifier to increase detection of the voltage step by the second signal path.Type: GrantFiled: November 17, 2009Date of Patent: February 12, 2013Assignee: Raytheon CompanyInventors: Kanon Liu, Bryan W. Kean, James F. Asbrock
-
Patent number: 8369886Abstract: A method and apparatus for performing state transition of a wireless transmit/receive unit (WTRU) which supports enhanced dedicated channel (E-DCH) in the CELL_FACH state is disclosed. Uplink data is transmitted via an E-DCH after a state transition to the CELL_FACH state.Type: GrantFiled: March 21, 2012Date of Patent: February 5, 2013Assignee: InterDigital Patent Holdings, Inc.Inventors: Diana Pani, Benoit Pelletier, Christopher R. Cave, Paul Marinier, Rocco DiGirolamo
-
Patent number: 8358156Abstract: In one embodiment of the invention, a voltage-mode line driver circuit is provided for transmitting a differential signal. The voltage-mode line driver includes a first voltage swing circuit having an input coupled to receive an input signal and an output coupled to a first transmission line. A second voltage swing circuit is included, the second voltage swing circuit having an input coupled to receive an inversion of the input signal and an output coupled to a second transmission line. First and second pre-emphasis circuits are respectively coupled to the first and second voltage swing circuits. The first and second pre-emphasis circuits are configured to supplement the slew rate of respective first and second voltage swing circuits in response to a transition of the input signal.Type: GrantFiled: May 28, 2010Date of Patent: January 22, 2013Assignee: Xilinx, Inc.Inventors: Khaldoon S. Abugharbieh, Mark J. Marlett
-
Patent number: 8350604Abstract: A clock receiver in a semiconductor integrated circuit includes a first clock buffer configured to buffer an external clock to generate a low frequency buffered clock in response to a first operation signal; a second clock buffer configured to buffer the external clock to generate a high frequency buffered clock in response to a second operation signal; and an internal clock generating unit configured to receive the low frequency buffered clock and the high frequency buffered clock, to control states of the first operation signal and the second operation signal and to generate an internal clock.Type: GrantFiled: December 23, 2009Date of Patent: January 8, 2013Assignee: Hynix Semiconductor Inc.Inventors: Won Joo Yun, Hyun Woo Lee, Ki-Han Kim
-
Patent number: 8350620Abstract: An integrated circuit power consumption calculating apparatus obtains power consumption of an integrated circuit by outputting circuit component transistor connection information of each of circuit components after setting a group of transistors connected via a source terminal/drain terminal of a transistor within each cell of an integrated circuit, by outputting circuit component logic model information after extracting a logic for each of the circuit components from the circuit component transistor connection information information, by obtaining power information (circuit component power information) of each signal transition state of an input/output terminal for each of the circuit components based on the circuit component transistor connection information information, by generating signal terminal transition information with a logic simulation performed for each of the circuit components of the integrated circuit, and by obtaining power consumption in a signal transition of an input/output terminal of eaType: GrantFiled: June 11, 2012Date of Patent: January 8, 2013Assignee: Fujitsu LimitedInventors: Itsumi Sugiyama, Tomohiro Tanaka
-
Patent number: 8350606Abstract: In a delay circuit for inputting square waves, fluctuations in the amount of delay brought about by noise pulses present in input signals are reduced. A switch (SW3) is controlled by an output signal (Vdo) from a Schmitt comparator, and selects either an electric current source for supplying a charging current to a capacitor (Cst) or an electric current source for supplying a discharging current. A current supply from the selected electric current source is turned on/off by controlling switches (SW1, SW2) using an input signal (Vdi). The Schmitt comparator switches the level of Vdo in accordance with a voltage of Cst. The charging current is supplied to Cst when Vdi is H level at rising edge of Vdi, and the discharging current is supplied to Cst when Vdi is L level at trailing edge of Vdi.Type: GrantFiled: May 10, 2010Date of Patent: January 8, 2013Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventor: Shinji Kurihara
-
Patent number: 8350605Abstract: A phase-locked loop (PLL) with novel phase detection mechanism is provided, including a phase frequency detector (PFD), a controller, a digital-to-analog (D2A) module, and a voltage-controlled oscillator/current-controlled oscillator (VCO/ICO), wherein PFD has a reference signal input and an input from the output signal of the VCO/ICO and is connected to the controller, the controller is then further connected to the D2A module, the D2A module converts the control signal from the controller into an analog voltage to control the frequency and phase of VCO/ICO. It is worth noting that the PFD of the present invention has a novel phase detection mechanism so that the phase detection can be accomplished by observing signal level transitions of the reference signal input and a delayed reference signal with respect to the output signal of the VCO/ICO without edge alignment. In addition, the novel phase detection mechanism also allows flexible reference signal input.Type: GrantFiled: May 27, 2010Date of Patent: January 8, 2013Assignee: Moai Electronics CorporationInventors: Peng-Fei Lin, Ming-Chi Lin, Po-Hao Yu
-
Patent number: 8350596Abstract: A clock loss detection circuit is presented. The clock loss detection has two edge detection circuits and a clock loss detect counter circuit. Each edge detection circuit includes a reset signal circuit that generates a reset signal in response to a transition of a clock signal, and the reset signal circuit is connected to a clock input of the edge detection circuit. Each edge detection circuit also has a multiplexer connected to the reset signal circuit, and another multiplexer connected to the clock input. The clock loss detect counter circuit is connected to the edge detection circuits so that the clock loss detect counter circuit receives the reset signal from the second edge detection circuit and the clock signal from the first edge detection circuit.Type: GrantFiled: March 26, 2010Date of Patent: January 8, 2013Assignee: Altera CorporationInventor: Lip Kai Soh
-
Patent number: 8344775Abstract: A semiconductor device includes an on-die termination circuit, a clock input unit, a clock phase mixing unit, and a data input/output unit. The on-die termination circuit is configured to calibrate a resistance of a termination pad and output an impedance matching code. The clock input unit is configured to receive a data clock. The clock phase mixing unit is configured to receive the data clock through the clock input unit and a delayed data clock, which is generated by delaying the data clock by a predetermined time, mix a phase of the data clock and a phase of the delayed data clock at a ratio corresponding to the impedance matching code, and output a phase-mixed data clock. The data input/output unit is configured to input/output a data signal in response to the phase-mixed data clock.Type: GrantFiled: May 5, 2010Date of Patent: January 1, 2013Assignee: Hynix Semiconductor Inc.Inventor: Kwang-Jin Na
-
Patent number: 8346302Abstract: A portable electronic device having one or more proximity sensors. The portable electronic device comprises a housing, one or more signal emitters to direct source signal(s) based on the orientation of the housing, and one or more signal receivers to receive return signals corresponding to the source signal(s). The device may include multiple signal emitters and a sensor to identify an orientation of the housing. The appropriate signal emitter may be selected based on the orientation of the housing as identified by the sensor.Type: GrantFiled: October 28, 2011Date of Patent: January 1, 2013Assignee: Motorola Mobility LLCInventors: Rachid M Alameh, Aaron L Dietrich
-
Patent number: 8339159Abstract: The input buffer circuit of a semiconductor apparatus includes a first buffering unit that that is activated by a voltage level difference between a first voltage terminal and a second voltage terminal, and generates a first compare signal and a second compare signal by comparing the voltage levels of reference voltage and an input signal; a control unit that controls the amount of current flowing between the second voltage terminal and a ground terminal by comparing the voltage levels of the reference voltage and the second compare signal; and a second buffering unit that generates an output signal by comparing the voltage levels of the input signal and the first compare signal.Type: GrantFiled: August 13, 2009Date of Patent: December 25, 2012Assignee: Hynix Semiconductor Inc.Inventors: Ji-Wang Lee, Yong-Ju Kim, Sung-Woo Han, Hee-Woong Song, Ic-Su Oh, Hyung-Soo Kim, Tae-Jin Hwang, Hae-Rang Choi, Jae-Min Jang, Chang-Kun Park