Patents Examined by David L. Hogans
-
Patent number: 6730547Abstract: Methods of forming metal-doped chalcogenide layers and devices containing such doped chalcogenide layers include using a plasma to induce diffusion of metal into a chalcogenide layer concurrently with metal deposition. The plasma contains at least one noble gas of low atomic weight, such as neon or helium. The plasma has a sputter yield sufficient to sputter a metal target and a UV component of its emitted spectrum sufficient to induce diffusion of the sputtered metal into the chalcogenide layer. Using such methods, a conductive layer can be formed on the doped chalcogenide layer in situ. In integrated circuit devices, such as non-volatile chalcogenide memory devices, doping of the chalcogenide layer concurrently with metal deposition and formation of a conductive layer in situ with the doping of the chalcogenide layer reduces contamination concerns and physical damage resulting from moving the device substrate from tool to tool, thus facilitating improved device reliability.Type: GrantFiled: November 1, 2002Date of Patent: May 4, 2004Assignee: Micron Technology, Inc.Inventors: Jiutao Li, Allen McTeer
-
Patent number: 6727107Abstract: A method of testing the processing of a wafer on a CMP apparatus includes processing a control wafer with the CMP apparatus with a predetermined control consumable combination under a predetermined set of control conditions and generating a control data set which describes the processing of the control wafer with the CMP apparatus, the control data set being based upon the control conditions and a removable rate of the control wafer. The method further includes processing a test wafer with a CMP apparatus with a test consumable combination substantially the same as the control consumable combination under a set of test conditions substantially the same as the set of control conditions. The method further includes generating a test data set which describes the processing of the test wafer with the CMP apparatus.Type: GrantFiled: September 7, 2001Date of Patent: April 27, 2004Assignee: LSI Logic CorporationInventors: Samuel V. Dunton, Ron Nagahara, Pepito C. Galvez
-
Patent number: 6723580Abstract: The present invention relates to a pinned photodiode used in a CMOS image sensor. The pinned photodiode according to the present invention has an uneven surface for increasing an area of a PN junction of the photodiode. So, the increased PN junction area improves a light sensitivity of the photodiode. That is, the epitaxial layer, in which the photodiode is formed, has a trench or a protrusion. Also, in the pinned photodiode, since the P0 diffusion layer is directly in contact with the P-epi layer, the two P-type layers have the same potential and then it may operate in a low voltage.Type: GrantFiled: September 25, 2001Date of Patent: April 20, 2004Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Sang Hoon Park
-
Patent number: 6720584Abstract: In a nitride type compound semiconductor light emitting element, a phosphor layer is formed in a multilayer constituting the light emitting element. A highly-reflective layer is formed at a side plane of the light emitting element. The nitride type compound semiconductor light emitting element can emit white light or multi-colored light, and is superior in mass production and reliability. The wavelength of the emitted light can be converted into a different wavelength by the light emitting element alone.Type: GrantFiled: December 3, 2001Date of Patent: April 13, 2004Assignee: Sharp Kabushiki KaishaInventors: Toshio Hata, Mayuko Fudeta, Daigaku Kimura
-
Patent number: 6709958Abstract: Methods of forming metal-doped chalcogenide layers and devices containing such doped chalcogenide layers include using a plasma to induce diffusion of metal into a chalcogenide layer concurrently with metal deposition. The plasma contains at least one noble gas of low atomic weight, such as neon or helium. The plasma has a sputter yield sufficient to sputter a metal target and a UV component of its emitted spectrum sufficient to induce diffusion of the sputtered metal into the chalcogenide layer. Using such methods, a conductive layer can be formed on the doped chalcogenide layer in situ. In integrated circuit devices, such as non-volatile chalcogenide memory devices, doping of the chalcogenide layer concurrently with metal deposition and formation of a conductive layer in situ with the doping of the chalcogenide layer reduces contamination concerns and physical damage resulting from moving the device substrate from tool to tool, thus facilitating improved device reliability.Type: GrantFiled: August 30, 2001Date of Patent: March 23, 2004Assignee: Micron Technology, Inc.Inventors: Jiutao Li, Allen McTeer
-
Patent number: 6706567Abstract: A high voltage device prevents or minimizes the lowering of a maximum operating voltage range. Bulk resistances of the drift regions are reduced by forming trenches within the drift regions and filling the trenches with conductive polysilicon layers. The polysilicon layers reduce the bulk resistances and prevents or minimizes the operation of parasitic bipolar junction transistors typically formed when the high voltage device is manufactured.Type: GrantFiled: May 24, 2001Date of Patent: March 16, 2004Assignee: Hynix Semiconductor, Inc.Inventor: Lee-Yeun Hwang
-
Patent number: 6703298Abstract: A self-aligned process for fabricating a non-volatile memory cell having two isolated floating gates. The process includes forming a gate dielectric layer over a semiconductor substrate. A floating gate layer is then formed over the gate dielectric layer. A disposable layer is formed over the floating gate layer, and patterned to form a disposable mask having a minimum line width. Sidewall spacers are formed adjacent to the disposable mask, and source/drain regions are implanted in the substrate, using the disposable mask and the sidewall spacers as an implant mask. The disposable mask is then removed, and the floating gate layer is etched through the sidewall spacers, thereby forming a pair of floating gate regions. The sidewall spacers are removed, and an oxidation step is performed, thereby forming an oxide region that surrounds the floating gate regions. A control gate is then formed over the oxide region.Type: GrantFiled: May 23, 2002Date of Patent: March 9, 2004Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Efraim Aloni, Ruth Shima-Edelstein, Christopher Cork
-
Patent number: 6693365Abstract: Local electrochemical deplating of alignment mark regions of semiconductor wafers is disclosed. A tank holds an electrolytic solution. A primary cathode submersed within the solution is at least partially insulated therefrom. An electrochemically metal plated semiconductor wafer submersed within the solution acts as an anode, and has alignment mark regions. Extension cathodes submersed within the electrolytic solution are each at least partially insulated, except for a part of a first end and a second end thereof. The first end part is closely positioned over a corresponding alignment mark region, whereas the second end is situated on a corresponding exposed part of the primary cathode. A power source has its positive terminal operatively coupled to the primary cathode and its negative terminal operatively coupled to the wafer. Current from the power source electrochemically deplates the metal substantially from the alignment mark regions, substantially exposing the alignment marks within these regions.Type: GrantFiled: February 23, 2002Date of Patent: February 17, 2004Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Ming Huang, Sen-Shan Yang
-
Patent number: 6692981Abstract: A method of manufacturing a solar cell comprises interposing an intermediate layer containing p-type or n-type impurity between a silicon thin film and a support substrate, and heating all or part of the structure thus formed to a temperature at which the impurity contained in the intermediate layer diffuses into the silicon thin film, forming a high-concentration impurity layer in the silicon thin film.Type: GrantFiled: September 24, 2001Date of Patent: February 17, 2004Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Hidetaka Takato, Ryuichi Shimokawa
-
Patent number: 6690072Abstract: A method (and structure) of forming a vertically-self-aligned silicide contact to an underlying SiGe layer, includes forming a layer of silicon of a first predetermined thickness on the SiGe layer and forming a layer of metal on the silicon layer, where the metal layer has a second predetermined thickness. A thermal annealing process at a predetermined temperature then forms a silicide of the silicon and metal, where the predetermined temperature is chosen to substantially preclude penetration of the silicide into the underlying SiGe layer.Type: GrantFiled: May 24, 2002Date of Patent: February 10, 2004Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Roy A. Carruthers, Kevin K. Chan, Jack O. Chu, Guy Moshe Cohen, Steven J. Koester, Christian Lavoie, Ronnen A. Roy
-
Patent number: 6686233Abstract: The invention relates to a method for forming a high voltage NMOS transistor together with a low voltage NMOS transistor and a low voltage PMOS transistor, respectively, in an n-well CMOS process by adding solely two additional process steps to a conventional CMOS process: (i) a masking step, and (ii) an ion implantation step for forming a doped channel region for the high voltage MOS transistor in the substrate self-aligned to the edge of the high voltage MOS transistor gate region. The ion implantation is performed through the mask in a direction, which is inclined at an angle to the normal of the substrate surface, to thereby create the doped channel region partly underneath the gate region of the high voltage MOS transistor.Type: GrantFiled: November 2, 2001Date of Patent: February 3, 2004Assignee: Telefonaktiebolaget LM EricssonInventors: Anders Söderbärg, Peter Olofsson, Andrej Litwin
-
Patent number: 6683001Abstract: A method of manufacturing a semiconductor device having a metal layer is provided in which variation of surface morphology resulting from thermal oxidation is suppressed. The metal layer is pretreated at a first temperature so that an upper surface of the metal layer is changed into a mixed phase of metal and oxygen and becomes substantially resistant to further oxidation during a subsequent heating at a higher temperature in an oxygen atmosphere.Type: GrantFiled: March 19, 2002Date of Patent: January 27, 2004Assignee: Samsung Electronic Co., Ltd.Inventors: Eun-ae Chung, Doo-sup Hwang, Cha-young Yoo
-
Patent number: 6680262Abstract: A method of converting a hydrophobic surface of a dielectric layer to a hydrophilic surface is described. That method comprises forming a dielectric layer on a substrate, then operating a PECVD reactor to generate a plasma that converts the surface of that layer from a hydrophobic surface to a hydrophilic surface. Also described is a method for making a semiconductor device that employs this technique.Type: GrantFiled: October 25, 2001Date of Patent: January 20, 2004Assignee: Intel CorporationInventors: Ebrahim Andideh, Kevin L. Peterson
-
Patent number: 6680243Abstract: A method for forming shallow junctions in a substrate. The substrate is masked with a first mask to selectively cover first portions of the substrate and selectively expose second portions of the substrate. A first dopant is implanted substantially within a first depth zone through the second portions of the substrate. The first depth zone extends from a first depth to a second depth, and the first depth is shallower than the second depth. The substrate is annealed for a first time to form a noncontiguous buried insulating layer substantially within the first depth zone in the second portions of the substrate. The substrate is masked with a second mask to selectively cover third portions of the substrate and selectively expose fourth portions of the substrate. The fourth portions of the substrate at least partially overlap the second portions of the substrate. A second dopant is implanted substantially within a second depth zone through the fourth portions of the substrate.Type: GrantFiled: June 29, 2001Date of Patent: January 20, 2004Assignee: LSI Logic CorporationInventors: Arvind Kamath, Rajiv L. Patel
-
Patent number: 6680233Abstract: A semiconductor device and method of manufacture. A liner composed of a high-K material having a relative permittivity of greater than 10 is formed adjacent at least the sidewalls of a gate. Sidewall spacers are formed adjacent the gate and spaced apart from the gate by the liner. The liner can be removed using an etch process that has substantially no reaction with a gate dielectric of the gate.Type: GrantFiled: October 9, 2001Date of Patent: January 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Qi Xiang, HaiHong Wang
-
Patent number: 6680242Abstract: A method of forming a crystalline semiconductor thin film on a base material which can be prepared at a low temperature by simple step and device, the method including a processing step of applying UV-rays to an amorphous semiconductor thin film provided on a base material while keeping a temperature at not less than 25° C. and not more than 300° C. in a vacuum or a reducing gas atmosphere, as well as a substrate having the semiconductor thin film provided on the base material, a substrate for forming a color filter and a color filter using the substrate.Type: GrantFiled: October 17, 2001Date of Patent: January 20, 2004Assignee: Fuji Xerox Co., Ltd.Inventors: Shigemi Ohtsu, Keishi Shimizu, Kazutoshi Yatsuda, Eiichi Akutsu
-
Patent number: 6670272Abstract: A method is described for reducing dishing in a chemical mechanical polishing process performed on a semiconductor wafer having a dielectric layer with trenches and a copper layer deposited over the dielectric layer and filling the trenches in the dielectric layer. The method comprises steps of removing excess copper above the plane of the dielectric surface using a main polishing operation, whereby copper residues are formed above the plane of the dielectric surface, and applying chemical treatment to the surface of the semiconductor wafer in the initial stage of an overpolishing operation, wherein a protective layer over the copper residues and surfaces of copper-filled trenches is formed. The method further comprises steps of removing the copper residues and protective layer thereon above the plane of the dielectric layer in the overpolishing operation, and removing the protective layer over the surfaces of the copper-filled trenches in the overpolishing operation.Type: GrantFiled: October 12, 2001Date of Patent: December 30, 2003Assignee: Singapore Science Park IIInventors: Shaoyu Wu, Joon Mo Kang, Pang Dow Foo
-
Patent number: 6653199Abstract: A container capacitor and method of forming the container capacitor are provided. The container capacitor comprises a lower electrode fabricated by forming a layer of doped polysilicon within a container in an insulative layer disposed on a substrate; forming a barrier layer over the polysilicon layer within the container; removing the insulative layer to expose the polysilicon layer outside the container; nitridizing the exposed polysilicon layer at a low temperature, preferably by remote plasma nitridation; removing the barrier layer to expose the inner surface of the polysilicon layer within the container; and forming HSG polysilicon over the inner surface of the polysilicon layer. The capacitor can be completed by forming a dielectric layer over the lower electrode, and an upper electrode over the dielectric layer. The cup-shaped bottom electrode formed within the container defines an interior surface comprising HSG polysilicon, and an exterior surface comprising smooth polysilicon.Type: GrantFiled: October 9, 2001Date of Patent: November 25, 2003Assignee: Micron Technology, Inc.Inventor: Lingyi A. Zheng
-
Patent number: 6645785Abstract: An emission layer (5) for a light source device is formed to have a multi-layer structure, doped with an acceptor and a donor impurity. The multi-layer structure may include a quantum well (QW) structure or a multi quantum well (MQW) structure (50). With such a structure, a peak wavelength of the light source can be controlled, because the distances between atoms of the acceptor and the donor impurities are widened. Several arrangements can be made by, e.g., altering the thickness of each composite layer of the multi-layer structure, altering their composition ratio, forming undoped layer 5 between the impurity doped layers, and so forth. Further, luminous intensity of ultra violet color can be improved, because doping the donor impurity and the acceptor impurity realizes a donor-acceptor emission mechanism and abundant carriers. Several arrangements can be made by, e.g.Type: GrantFiled: July 23, 2001Date of Patent: November 11, 2003Assignee: Toyoda Gosei Co., Ltd.Inventors: Masayoshi Koike, Shinya Asami
-
Patent number: 6630411Abstract: A system, apparatus and/or method is provided for removing water vapor from a wafer processing chamber generated as a byproduct of wafer processing. A water vapor trap is used to collect the water vapor byproduct from the processing chamber interior. The water vapor trap has at least a portion thereof in communication with an interior of the processing chamber for collection of the water vapor and another portion thereof in communication with an exterior of the processing chamber. The portions are movable with respect to the interior and exterior of the processing chamber such that the portions may switch places. This allows the processing chamber to be in at least a substantially continuous mode of operation while still providing for the removal of water vapor byproduct via the water vapor trap. The “used” portion of the water vapor trap is regenerated while the “clean” portion is collecting water vapor.Type: GrantFiled: May 7, 2002Date of Patent: October 7, 2003Assignee: LSI Logic CorporationInventors: Robert D. Broyles, Michael J. Berman