Patents Examined by Didarul Mazumder
-
Patent number: 11688672Abstract: An electronic device having a package structure with conductive leads, first and second dies in the package structure, as well as first and second conductive plates electrically coupled to the respective first and second dies and having respective first and second sides spaced apart from and directly facing one another with a portion of the package structure extending between the first side of the first conductive plate and the second side of the second conductive plate to form a capacitor. No other side of the first conductive plate directly faces a side of the second conductive plate, and no other side of the second conductive plate directly faces a side of the first conductive plate.Type: GrantFiled: November 16, 2021Date of Patent: June 27, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vijaylaxmi Khanolkar, Sreeram Subramanyam Nasum, Tarunvir Singh
-
Patent number: 11688724Abstract: Provided is a display backplate including an array substrate and a plurality of pairs of connection structures on the array substrate, wherein the array substrate includes a plurality of thin-film transistors and a common electrode signal line, wherein at least one of the plurality of thin-film transistors is connected to one of a pair of connection structures and the common electrode signal line is connected to the other of the pair of connection structures; and an area of a first section of the connection structure is negatively correlated with a distance between the first section and a surface of the array substrate, and the first section is parallel to the surface of the array substrate.Type: GrantFiled: May 31, 2019Date of Patent: June 27, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Zhiwei Liang, Wenqian Luo, Yingwei Liu, Ke Wang, Qi Yao, Huijuan Wang, Haixu Li, Zhanfeng Cao, Guangcai Yuan, Xue Dong, Guoqiang Wang, Zhijun Lv
-
Patent number: 11682631Abstract: The present disclosure provides a semiconductor device package including a substrate having a first surface and a second surface opposite to the first surface, a first package body disposed on the first surface, and a conductive layer covering the first package body and the substrate. The conductive layer includes a first portion on the top surface of the first package body and a second portion on the lateral surface of the first package body and a sidewall of the substrate. The second portion of the conductive layer has a tapered shape. A method for manufacturing a semiconductor device package is also provided.Type: GrantFiled: June 11, 2021Date of Patent: June 20, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Ming-Hung Chen, Zheng Wei Wu
-
Patent number: 11678486Abstract: Provided are a 3D flash memory and an array layout thereof. The 3D flash memory includes a gate stack structure, a annular channel pillar, a first source/drain pillar, a second source/drain pillar and a charge storage structure. The gate stack structure is disposed on a dielectric base and includes a plurality of gate layers electrically insulated from each other. The annular channel pillar is disposed on the dielectric base and penetrates through the gate stack structure. The first source/drain pillar and the second source/drain pillar are disposed on the dielectric base, are located within the channel pillar and penetrate through the gate stack structure. The first source/drain pillar and the second source/drain pillar are separated from each other and are each connected to the channel pillar. The charge storage structure is disposed between each of the plurality of gate layers and the channel pillar.Type: GrantFiled: February 6, 2020Date of Patent: June 13, 2023Assignee: MACRONIX INIERNATIONAL CO., LTD.Inventors: Hang-Ting Lue, Wei-Chen Chen, Teng Hao Yeh, Guan-Ru Lee
-
Patent number: 11677055Abstract: A light emitting device includes at least one light emitting and connecting unit that includes an epitaxial layer structure and a metallic connecting layer structure, and an insulating substrate that has a main substrate body and first and second contact members. The connecting layer structure interconnects the epitaxial layer structure and the main substrate body, and is completely plane at least right under the epitaxial layer structure. The contact members extend from a first surface to a second surface on the main substrate body, and are disposed outside an imaginary projection of the epitaxial layer structure on the main substrate body. The first contact member is electrically connected with the connecting layer structure. Alight emitting apparatus including the device is also disclosed.Type: GrantFiled: February 11, 2020Date of Patent: June 13, 2023Assignee: Xiamen San'an Optoelectronics Technology Co., Ltd.Inventors: Xiaoqiang Zeng, Shao-Hua Huang, Jianfeng Yang, Lixun Yang
-
Patent number: 11676921Abstract: A driving chip and a display panel are provided. The display panel includes the driving chip, and a plurality of first bonding pads and a plurality of second bonding pads disposed at two opposite sides out of the driving chip. The driving chip includes a group of first input leads and a group of second input leads. There is an interval between the group of first input leads and the group of second input leads. The group of first input leads is disposed near the first bonding pads, and the group of second input leads is disposed near the second bonding pads.Type: GrantFiled: October 24, 2021Date of Patent: June 13, 2023Assignee: Wuhan China Star Optoelectronics Technology Co., Ltd.Inventors: Yantao Lu, Guanghui Liu, Chao Wang
-
Patent number: 11676826Abstract: A semiconductor die package and a method of forming the same are provided. The semiconductor die package includes a package substrate, an interposer substrate over the package substrate, two semiconductor dies over the interposer substrate, and an underfill element formed over the interposer substrate and surrounding the semiconductor dies. A ring structure is disposed over the package substrate and surrounds the semiconductor dies. Recessed parts are recessed from the bottom surface of the ring structure. The recessed parts include multiple first recessed parts arranged in each corner area of the ring structure and two second recessed parts arranged in opposite side areas of the ring structure and aligned with a portion of the underfill element between the semiconductor dies. An adhesive layer is interposed between the bottom surface of the ring structure and the package substrate.Type: GrantFiled: August 31, 2021Date of Patent: June 13, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Sheng Lin, Shu-Shen Yeh, Chin-Hua Wang, Po-Yao Lin, Shin-Puu Jeng
-
Patent number: 11677020Abstract: According to one embodiment, a semiconductor device includes first to third electrodes, first to third nitride regions, and first and second insulating films. The first nitride region includes Alx1Ga1?x1N, and includes first and second partial regions, a third partial region between the first and second partial regions, a fourth partial region between the first and third partial regions, and a fifth partial region between the third and second partial regions. The first nitride region includes first to fifth partial regions. The second nitride region includes Alx2Ga1?x2N, and sixth and seventh partial regions. At least a portion of the third electrode is between the sixth and seventh partial regions. The first insulating film includes silicon and oxygen and includes first and second insulating regions. The third nitride region includes Alx3Ga1?x3N, and first to seventh portions. The second insulating film includes silicon and oxygen and includes third to seventh insulating regions.Type: GrantFiled: August 20, 2021Date of Patent: June 13, 2023Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Daimotsu Kato, Yosuke Kajiwara, Akira Mukai, Aya Shindome, Hiroshi Ono, Masahiko Kuraguchi
-
Patent number: 11670521Abstract: A method for forming a semiconductor package is disclosed. The method includes providing a package substrate having a die attach region with a die attached thereto. A protective cover is disposed over a sensor region of the die and attached to the die by a cover adhesive. The protective cover is supported by a standoff structure disposed on the die and below the protective cover. An encapsulant is disposed to cover the package substrate while leaving the top package surface exposed.Type: GrantFiled: December 17, 2020Date of Patent: June 6, 2023Assignee: UTAC Headquarters Pte. LtdInventors: Il Kwon Shim, Jeffrey Punzalan
-
Patent number: 11670600Abstract: A panel-shaped metal wall grids array for panel level IC packaging and associated manufacturing method. Each metal wall grid in the metal wall grids array has a continuous and closed metal wall of a predetermined wall height. The metal wall grids are connected to form a monolithic panel through a plurality of metal connecting portions. When the panel-shaped metal wall grids array is used for panel level IC packaging, at least one IC chip/IC die is disposed in each metal wall grid with a top surface of each IC chip/IC die facing downwards, and a panel-shaped metal layer matching with the panel-shaped wall grids array may be further formed on the entire back side of the panel-shaped metal wall grids array so that the panel-shaped metal layer is bonded to the metal wall of each metal wall grid.Type: GrantFiled: September 8, 2021Date of Patent: June 6, 2023Assignee: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Yingjiang Pu, Hunt Hang Jiang, Xiuhong Guo
-
Patent number: 11670658Abstract: A device may include a multispectral filter array disposed on the substrate. The multispectral filter array may include a first metal mirror disposed on the substrate. The multispectral filter may include a spacer disposed on the first metal mirror. The spacer may include a set of layers. The spacer may include a second metal mirror disposed on the spacer. The second metal mirror may be aligned with two or more sensor elements of a set of sensor elements.Type: GrantFiled: August 23, 2021Date of Patent: June 6, 2023Assignee: VIAVI Solutions Inc.Inventor: Georg J. Ockenfuss
-
Patent number: 11670611Abstract: A semiconductor package comprising plurality of bumps and fabricating method thereof. The package has a chip, a plurality of first and second bumps, an encapsulation, a redistribution. The chip has a plurality of pads and an active area and the active surface has a first area and a second area surrounding the first, the pads formed on a first area of the active surface, each first bump formed on the corresponding pad. The second bumps are formed on the second area, each second bump has first and second different width layers. The encapsulation encapsulates the chip and bumps and is ground to expose the bumps therefrom. During grinding, all of the first bumps are completely exposed by determining a width of an exposed surface of the second bump to electrically connect to the redistribution is increased. Therefore, a shallow-grinding or over-grinding does not occur.Type: GrantFiled: August 3, 2021Date of Patent: June 6, 2023Assignee: Powertech Technology Inc.Inventors: Shang-Yu Chang-Chien, Hung-Hsin Hsu, Nan-Chun Lin
-
Patent number: 11672122Abstract: A semiconductor memory device includes an electrode structure, a plurality of channel posts, and at least one gate separation layer. The electrode structure includes insulating interlayers and gate conductive layers which are alternately stacked. The channel posts are formed through the electrode structure. The gate separation layer is formed between the channel posts. The gate separation layer separates an uppermost gate conductive layer among the gate conductive layers. Each channel post among the channel posts adjacent to the gate separation layer has a gibbous moon shape in a planar view. The semiconductor memory device further includes a slit structure arranged at both sides of the gate separation layer. The slit structure is formed through the electrode structure. Each channel post among the channel posts adjacent to the slit structure has a gibbous moon shape in the planar view.Type: GrantFiled: July 16, 2020Date of Patent: June 6, 2023Assignee: SK hynix Inc.Inventor: Sung Wook Jung
-
Patent number: 11665947Abstract: A display panel includes a first unit pixel including a first pixel electrode for emitting red light, a first pixel electrode for emitting blue light, and a first pixel electrode for emitting green light. A second unit pixel neighbors the first unit pixel and includes a second pixel electrode for emitting red light, a second pixel electrode for emitting blue light, and a second pixel electrode for emitting green light. The first unit pixel further includes a first red emission layer disposed on the first pixel electrode for emitting red light. The second unit pixel further includes a second red emission layer disposed on the second pixel electrode for emitting red light. The first red emission layer is spaced apart from the second red emission layer in the first direction.Type: GrantFiled: July 30, 2020Date of Patent: May 30, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Sunghwan Kim, Chulkyu Kang, Soohee Oh, Dongsun Lee
-
Patent number: 11664294Abstract: An integrated circuit assembly may be formed using a phase change material as an electromagnetic shield and as a heat dissipation mechanism for the integrated circuit assembly. In one embodiment, the integrated circuit assembly may comprise an integrated circuit package including a first substrate having a first surface and an opposing second surface, and at least one integrated circuit device having a first surface and an opposing second surface, wherein the at least one integrated circuit device is electrically attached by the first surface thereof to the first surface of the first substrate; and a phase change material formed on the integrated circuit package.Type: GrantFiled: January 7, 2019Date of Patent: May 30, 2023Assignee: Intel CorporationInventors: Aastha Uppal, Je-Young Chang, Weihua Tang, Minseok Ha
-
Patent number: 11664327Abstract: A semiconductor package has a substrate, a first component disposed over the substrate, an encapsulant deposited over the first component, and a second component disposed over the substrate outside the encapsulant. A metal mask is disposed over the second component. A shielding layer is formed over the semiconductor package. The metal mask after forming the shielding layer. The shielding layer is optionally formed on a contact pad of the substrate while a conic area above the contact pad that extends 40 degrees from vertical remains free of the encapsulant and metal mask while forming the shielding layer. Surfaces of the metal mask and encapsulant oriented toward the contact pad can be sloped. The metal mask can be disposed and removed using a pick-and-place machine.Type: GrantFiled: November 17, 2020Date of Patent: May 30, 2023Assignee: STATS ChipPAC Pte. Ltd.Inventors: HunTeak Lee, KyungHwan Kim, HeeSoo Lee, ChangOh Kim, KyoungHee Park, JinHee Jung, OMin Kwon, JiWon Lee, YuJeong Jang
-
Patent number: 11665899Abstract: Aspects of the disclosure provide a semiconductor device. The semiconductor device includes a substrate, a plurality of gate layers, and a plurality of insulating layers. The plurality of gate layers and the plurality of insulating layers are stacked alternately over a first region of the substrate and are stacked of a stair-step form over a second region of the substrate. The semiconductor device also includes a channel structure that is disposed over the first region and through the plurality of gate layers and the plurality of insulating layers. The channel structure and the plurality of gate layers form a stack of transistors in a series configuration with the plurality of gate layers being a plurality of gates for the stack of transistors.Type: GrantFiled: November 15, 2019Date of Patent: May 30, 2023Assignee: Yangtze Memory Technologies Co., Ltd.Inventor: Yuhui Han
-
Patent number: 11658211Abstract: Occurrence of short-channel characteristics and parasitic capacitance of a MOSFET on a SOI substrate is prevented. A sidewall having a stacked structure obtained by sequentially stacking a silicon oxide film and a nitride film is formed on a side wall of a gate electrode on the SOI substrate. Subsequently, after an epitaxial layer is formed beside the gate electrode, and then, the nitride film is removed. Then, an impurity is implanted into an upper surface of the semiconductor substrate with using the gate electrode and the epitaxial layer as a mask, so that a halo region is formed in only a region of the upper surface of the semiconductor substrate which is right below a vicinity of both ends of the gate electrode.Type: GrantFiled: April 7, 2021Date of Patent: May 23, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yoshiki Yamamoto, Hideki Makiyama, Toshiaki Iwamatsu, Takaaki Tsunomura
-
Patent number: 11658138Abstract: Provided is a semiconductor device including a substrate, a passivation layer, and a connector. The passivation layer is disposed on the substrate. The connector is embedded in the passivation. An interface of the connector in contact with the passivation layer is uneven, thereby improving the structural stability of the connector. A method of manufacturing the semiconductor is also provided.Type: GrantFiled: February 24, 2022Date of Patent: May 23, 2023Assignee: Winbond Electronics Corp.Inventors: Yen-Jui Chu, Jin-Neng Wu
-
Patent number: 11658128Abstract: The embodiments herein relate to packages of semiconductor devices having a shielding element and methods of forming the same. An assembly is provided. The assembly includes a semiconductor chip having a passive component and a package within which the semiconductor chip is positioned in. The package includes a shielding element and a package conductive component, and the package conductive component is electrically coupled with the passive component of the semiconductor chip.Type: GrantFiled: August 19, 2021Date of Patent: May 23, 2023Assignee: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Ranjan Rajoo, Venkata Narayana Rao Vanukuru