Patents Examined by Guerrier Merant
-
Patent number: 11663068Abstract: A storage device may detect errors during data transfer. Upon detection of one or more data transfer errors, for example, the storage device can begin to scan pages within a plurality of memory devices for uncorrectable error correction codes. Once scanned, a range of pages within the plurality of memory devices with uncorrectable error correction codes associated with a write abort error may be determined. The stage of multi-pass programming achieved on each page within that range is then established. Once calculated, the previously aborted multi-pass programming of each page within the range of pages can continue until completion. Upon completion, normal operations may continue without discarding physical data location.Type: GrantFiled: June 29, 2020Date of Patent: May 30, 2023Assignee: Western Digital Technologies, Inc.Inventors: Amiya Banerjee, Vinayak Bhat
-
Patent number: 11658770Abstract: A transmitter is provided. The transmitter includes: a Low Density Parity Check (LDPC) encoder configured to encode input bits to generate an LDPC codeword including the input bits and parity bits to be transmitted in a current frame; a parity permutator configured to interleave the parity bits and group-wise interleave a plurality of parity bit groups configuring the interleaved parity bits based on a group-wise interleaving pattern including a first pattern and a second pattern to perform parity permutation; a puncturer configured to puncture at least some of the group-wise interleaved parity bit groups; and an additional parity generator configured to select at least some of the punctured parity bit groups to generate additional parity bits to be transmitted in a previous frame of the current frame, based on the first pattern and the second pattern.Type: GrantFiled: May 19, 2021Date of Patent: May 23, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Se-ho Myung, Kyung-joong Kim, Hong-sil Jeong
-
Patent number: 11656276Abstract: A monitoring circuit and a method for function monitoring is disclosed where the device includes the input being connected with a first subassembly that detects a frequency range of the status signal, with the first subassembly being connected with a second subassembly to implement a logical signal combination. The second subassembly is connected with a third subassembly generating a delayed output signal. The method compares a frequency fsw of the status signal with a lower first cutoff frequency f1 and an upper second cutoff frequency f2. When the frequency fsw of the status signal is located within the predetermined frequency range, the functional reliability signal is provided with a first voltage level, and when the frequency fsw of the status signal is located outside of the predetermined frequency range, the functional reliability signal is provided with a second voltage level that is different from the first voltage level.Type: GrantFiled: March 25, 2021Date of Patent: May 23, 2023Assignee: VARROC LIGHTING SYSTEMS, S.R.O.Inventors: Hongxin Guo, Ashvanth Suresh
-
Patent number: 11658683Abstract: The present technology relates to a data processing device and a data processing method, which are capable of securing excellent communication quality in data transmission using an LDPC code. In group-wise interleave, an LDPC code in which a code length N is 16200 bits and an encoding rate r is 6/15, 8/15, or 10/15 is interleaved in units of bit groups of 360 bits. In group-wise deinterleave, a sequence of the LDPC code that has undergone the group-wise interleave is restored to an original sequence. For example, the present technology can be applied to a technique of performing data transmission using an LDPC code.Type: GrantFiled: May 4, 2022Date of Patent: May 23, 2023Assignee: Saturn Licensing LLCInventors: Ryoji Ikegaya, Makiko Yamamoto, Yuji Shinohara
-
Patent number: 11646753Abstract: Consistent with a further aspect of the present disclosure, previously encoded data is stored in a memory, and an encoder accesses both input data and previously encoded data to generate new encoded data or a new codeword. Each codeword is stored in a row of the memory, and with each newly generated codeword, each previously stored code word is shifted to an adjacent row of the memory. In one example, the memory is delineated as a plurality of blocks including rows and columns of bits. When generating a new code word, randomly selected columns of bits in the memory are read from randomly selected blocks of the memory and supplied to the encoder. In this manner the number of times the memory is access is reduced and power consumption is reduced.Type: GrantFiled: May 21, 2021Date of Patent: May 9, 2023Assignee: Infinera CorporationInventors: Mehdi Torbatian, Alex Nicolescu, Han Henry Sun, Mohsen Tehrani, Kuang-Tsan Wu
-
Patent number: 11645152Abstract: Data and error correction information may involve accessing multiple data channels (e.g., 8) and one error detection and correction channel concurrently. This technique requires a total of N+1 row requests for each access, where N is the number of data channels (e.g., 8 data row accesses and 1 error detection and correction row access equals 9 row accesses.) A single (or at least less than N) data channel row may be accessed concurrently with a single error detection and correction row. This reduces the number of row requests to two (2)—one for the data and one for the error detection and correction information. Because, row requests consume power, reducing the number of row requests is more power efficient.Type: GrantFiled: May 2, 2022Date of Patent: May 9, 2023Assignee: Rambus Inc.Inventors: Michael Raymond Miller, Stephen Magee, John Eric Linstadt
-
Patent number: 11637566Abstract: A storage device includes: a memory; and a processor configured to, at the time of writing data into the memory, generate a first check code common to a plurality of types of error correction codes from the data on the basis of a correlation relationship between the plurality of types of error correction codes, add the first check code to the data and write the data into the memory, convert the first check code into a second check code based on any one of the plurality of types of error correction codes at the time of reading the data from the memory, and perform error correction by using the second check code.Type: GrantFiled: January 18, 2022Date of Patent: April 25, 2023Assignee: FUJITSU LIMITEDInventor: Atsushi Miki
-
Patent number: 11635463Abstract: A system includes a test access port (TAP) configured to provide internal joint test action group (IJTAG) access to one or more test data registry (TDR). The system further includes a plurality of hierarchical electronic components, wherein each hierarchical electronic component includes a de-asserted segment inserted bit (D-SIB) register, an asserted segment inserted bit (A-SIB) register, and a TDR associated with the D-SIB register. Each D-SIB register is configured to prevent access to its associated TDR when a reset signal is asserted and each A-SIB register is configured to provide access to its subsequent A-SIB register or D-SIB register coupled thereto when the reset signal is asserted.Type: GrantFiled: July 12, 2021Date of Patent: April 25, 2023Assignee: Marvell Asia Pte LtdInventors: Krishnaraj Venkatesan, Raghuveer Shivaraj
-
Patent number: 11637568Abstract: A quasi-cyclic LDPC coding and decoding method and apparatus, and an LDPC coder and decoder. The method includes: determining from a mother basis matrix set a basis matrix used for low density parity check (LDPC) coding (S202), wherein the basis matrix used for LDPC coding includes a first-type element and a second-type element, the first-type element corresponds to an all-zero square matrix, the second-type element corresponds to a matrix obtained by means of a cyclic shift of a unit matrix according to a value of the second-type element, and dimensions of the all-zero square matrix and the unit matrix are equal; and performing LDPC coding on an information sequence to be coded according to the basis matrix used for LDPC coding, and/or performing LDPC decoding on a data sequence to be decoded according to the basis matrix used for LDPC coding (S204).Type: GrantFiled: September 27, 2021Date of Patent: April 25, 2023Assignee: ZTE CorporationInventors: Liguang Li, Jun Xu, Jin Xu
-
Patent number: 11637653Abstract: A communication method and system for converging a 5th-generation (5G) communication system for supporting higher data rates beyond a 4th-generation (4G) system with a technology for internet of things (IoT) are provided. The disclosure may be applied to intelligent services based on the 5G communication technology and the IoT-related technology, such as smart home, smart building, smart city, smart car, connected car, health care, digital education, smart retail, security and safety services. The method and apparatus for polar encoding and rate-matching are disclosed.Type: GrantFiled: December 22, 2021Date of Patent: April 25, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Min Jang, Seokki Ahn, Seho Myung, Hongsil Jeong, Kyungjoong Kim, Jaeyoel Kim
-
Patent number: 11637655Abstract: A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to perform a low-density parity check (LDPC) encoding on input bits using a parity check matrix to generate an LDPC codeword comprising information word bits and parity bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the modulator is further configured to map a bit included in a predetermined bit group from among a plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.Type: GrantFiled: March 30, 2021Date of Patent: April 25, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hong-sil Jeong, Kyung-joong Kim, Se-ho Myung, Daniel Ansorregui Lobete, Belkacem Mouhouche
-
Patent number: 11631469Abstract: An integrated circuit includes a test control circuit, a driving circuit, and a test detection circuit. The test control circuit generates a test command signal and a test address signal corresponding to a test operation. The driving circuit performs the test operation by utilizing a test internal voltage, which is generated based on the test command signal. The test detection circuit compares the test address signal with target address information to output the test internal voltage.Type: GrantFiled: January 12, 2021Date of Patent: April 18, 2023Assignee: SK hynix Inc.Inventor: Seung Hyun Chung
-
Patent number: 11632132Abstract: A processing device in a memory system receives a request to read data from a memory device. In response to receiving the request, the processing device performs an iterative error correction process on the data, wherein at least one iteration after a first iteration in the error correction process uses a criterion that is based at least partially on a previous iteration or partial iteration, and wherein performing the iterative error correction process comprises flipping any bits in the data having an associated number of unsatisfied parity check equations that satisfies a threshold criterion associated with the previous iteration.Type: GrantFiled: September 16, 2021Date of Patent: April 18, 2023Assignee: Micron Technology, Inc.Inventors: Eyal En Gad, Zhengang Chen, Sivagnanam Parthasarathy, Yoav Weinberg
-
Patent number: 11632136Abstract: A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 16200 and a code rate of 2/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 256-symbol mapping.Type: GrantFiled: April 26, 2021Date of Patent: April 18, 2023Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Sung-Ik Park, Sun-Hyoung Kwon, Bo-Mi Lim, Jae-Young Lee, Heung-Mook Kim, Nam-Ho Hur
-
Patent number: 11632130Abstract: An identification is made that a link is to exit an active state, the link comprising a plurality of lanes. Parity information is maintained for the lanes based on data previously sent over the link, and an indication of the parity information is sent prior to the exit from the active state.Type: GrantFiled: February 25, 2022Date of Patent: April 18, 2023Assignee: Intel CorporationInventors: Zuoguo Wu, Debendra Das Sharma, Md. Mohiuddin Mazumder, Subas Bastola, Kai Xiao
-
Patent number: 11626186Abstract: An apparatus includes a boot-up control circuit configured to, when a first boot-up operation is performed, latch first fuse data by receiving the first fuse data and fuse information from a fuse circuit and configured to, when a second boot-up operation is performed, latch second fuse data by receiving the second fuse data from the fuse circuit based on the fuse information; and a rupture control circuit configured to store a failure address as the second fuse data by rupturing the fuse circuit based on the fuse information.Type: GrantFiled: April 30, 2021Date of Patent: April 11, 2023Assignee: SK hynix Inc.Inventors: Dong Beom Lee, Hyeong Soo Jeong
-
Patent number: 11620241Abstract: Methods, systems, and devices for dynamically configuring transmission lines of a bus between two electronic devices (e.g., a controller and memory device) are described. A first device may determine a quantity of bits (e.g., data bits, control bits) to be communicated with a second device over a data bus. The first device may partition the data bus into a first set of transmission lines (e.g., based on the quantity of data bits) and a second set of transmission lines (e.g., based on the quantity of control bits). The first device may communicate the quantity of data bits over the first set of transmission lines and communicate the quantity of control bits over the second set of transmission lines. In some cases, the first device may repartition the data bus based on different quantities of data bits and control bits to be communicated with the second device at a different time.Type: GrantFiled: August 4, 2021Date of Patent: April 4, 2023Assignee: Micron Technology, Inc.Inventors: Michael Dieter Richter, Thomas Hein, Martin Brox, Peter Mayer, Wolfgang Anton Spirkl
-
Patent number: 11620183Abstract: A method for reducing observed processing latency in networked communication, the method comprising: receiving a first portion of data, the data consisting of the first portion and a second portion; initializing data processing on the data after receiving the first portion of data and before receiving the second portion of the data; receiving the second portion of the data, the second portion of the data including error-detection code; performing error detection on the data based on the error-detection code; in response to the error detection indicating that the data is valid, finalizing data processing on the data and committing a data-processing result; and in response to the error detection indicating that the data is invalid, performing an error-correction process.Type: GrantFiled: August 3, 2021Date of Patent: April 4, 2023Inventor: Johnny Yau
-
Patent number: 11615003Abstract: In some implementations, the present disclosure relates to a method. The method includes obtaining a set of weights for a neural network comprising a plurality of nodes and a plurality of connections between the plurality of nodes. The method also includes identifying a first subset of weights and a second subset of weights based on the set of weights. The first subset of weights comprises weights that used by the neural network. The second subset of weights comprises weights that are prunable. The method further includes storing the first subset of weights in a first portion of a memory. A first error correction code is used for the first portion of the memory. The method further includes storing the second subset of weights in a second portion of the memory. A second error correction code is used for the second portion of the memory. The second error correction code is weaker than the first error correction code.Type: GrantFiled: August 2, 2021Date of Patent: March 28, 2023Assignee: Western Digital Technologies, Inc.Inventors: Chao Sun, Yan Li, Dejan Vucinic
-
Patent number: 11611357Abstract: A bit interleaver, a bit-interleaved coded modulation (BICM) device and a bit interleaving method are disclosed herein. The bit interleaver includes a first memory, a processor, and a second memory. The first memory stores a low-density parity check (LDPC) codeword having a length of 64800 and a code rate of 3/15. The processor generates an interleaved codeword by interleaving the LDPC codeword on a bit group basis. The size of the bit group corresponds to a parallel factor of the LDPC codeword. The second memory provides the interleaved codeword to a modulator for 256-symbol mapping.Type: GrantFiled: April 26, 2021Date of Patent: March 21, 2023Assignee: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTEInventors: Sung-Ik Park, Sun-Hyoung Kwon, Jae-Young Lee, Heung-Mook Kim, Nam-Ho Hur