Patents Examined by Henry Choe
-
Patent number: 11606069Abstract: The present disclosure relates to single-ended-to-differential amplifiers and radio frequency receivers. One example single-ended-to-differential amplifier includes a first inverting amplifier, a second inverting amplifier, and a third inverting amplifier. Both an input end of the first inverting amplifier and an input end of the second inverting amplifier are coupled to an input end of the single-ended-to-differential amplifier, an output end of the first inverting amplifier is coupled to an input end of the third inverting amplifier, an output end of the second inverting amplifier is coupled to a first output end of the single-ended-to-differential amplifier, and an output end of the third inverting amplifier is coupled to a second output end of the single-ended-to-differential amplifier. An impedance element is coupled between the input end of the first inverting amplifier and the output end of the first inverting amplifier.Type: GrantFiled: November 20, 2020Date of Patent: March 14, 2023Assignee: Huawei Technologies Co., Ltd.Inventors: Wenrong Ying, Terrie McCain, William Roeckner
-
Patent number: 11606067Abstract: Methods and circuital arrangements for turning OFF branches of a multi-branch cascode amplifier are presented. First and second switching arrangements coupled to a branch allow turning OFF the branch while protecting transistors of the branch from a supply voltage that may be greater than a tolerable voltage of the transistors. The first switching arrangement includes a transistor-based switch that is in series connection with the transistors of the branch. The first switching arrangement drops the supply voltage during the OFF state of the branch and provides a conduction path for a current through the branch during the ON state of the branch. A resistor and a shunting switch are coupled to a gate of the transistor-based switch to reduce parasitic coupling effects of the transistor-based switch upon an RF signal coupled to the branch during the ON state and OFF state of the branch.Type: GrantFiled: March 1, 2021Date of Patent: March 14, 2023Assignee: pSemi CorporationInventors: Miles Sanner, Emre Ayranci, Parvez Daruwalla
-
Patent number: 11601101Abstract: A switching power amplifier includes logic circuitry that generates first and second components of a differential signal, based on received amplitude code and a delayed version of the same. The amplitude code includes a sign and a magnitude. When the sign is positive, a first logic path is configured to generate the first component based on the received amplitude code and the second logic path is configured to generate the second component based on the delayed amplitude code. When the sign is negative, the first logic path is configured to generate the first component based on the delayed amplitude code and the second logic path is configured to generate the second component based on the received amplitude code. The switching power amplifier further includes a differential-to-single ended conversion circuit configured to generate a single-ended signal based on the differential signal.Type: GrantFiled: July 2, 2021Date of Patent: March 7, 2023Assignee: Apple Inc.Inventors: Utku Seckin, Hanwen Yang
-
Patent number: 11601102Abstract: A power amplifier circuit includes a first transistor disposed on a semiconductor substrate; a second transistor disposed on the semiconductor substrate and configured to supply a bias current based on a first current which is a part of a control current to the first transistor; a third transistor disposed on the semiconductor substrate and having a collector configured to be supplied with a second current which is a part of the control current and an emitter configured to output a third current based on the second current; a first bump electrically connected to an emitter of the first transistor and disposed so as to overlap a first disposition area in which the first transistor is disposed in plan view of the semiconductor substrate; and a second bump disposed so as to overlap a second disposition area in which the third transistor is disposed in the plan view.Type: GrantFiled: February 5, 2021Date of Patent: March 7, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Hiroaki Tokuya, Hideyuki Sato, Fumio Harima, Kenichi Shimamoto, Satoshi Tanaka, Takayuki Kawano, Ryoki Shikishima, Atsushi Kurokawa
-
Patent number: 11595007Abstract: An active feedback low-noise amplifier includes a feedback transistor whose source couples through a feedback path to an input signal node. A bias transistor biases the source of the feedback transistor with a bias current responsive to an input signal carried on the input signal node.Type: GrantFiled: October 27, 2020Date of Patent: February 28, 2023Assignee: QUALCOMM IncorporatedInventors: Makar Snai, Manohar Seetharam
-
Patent number: 11595008Abstract: Low noise amplifiers (LNAs) with low noise figure are provided. In certain embodiments, an LNA includes a single-ended LNA stage including an input for receiving a single-ended input signal from an antenna and an output for providing a single-ended amplified signal, a balun for converting the single-ended amplified signal to a differential signal, and a variable gain differential amplification stage for amplifying the differential signal from the balun. Implementing the LNA in this manner provides low noise figure, high gain, flexibility in controlling gain, and less sensitivity to ground/supply impedance.Type: GrantFiled: December 29, 2020Date of Patent: February 28, 2023Assignee: Skyworks Solutions, Inc.Inventors: Sanjeev Jain, Haoran Yu, Nan Sen Lin, Gregory Edward Babcock, Kai Jiang, Hassan Sarbishaei
-
Patent number: 11588449Abstract: An envelope tracking (ET) power amplifier apparatus is provided. The ET power amplifier apparatus includes an amplifier circuit configured to amplify a radio frequency (RF) signal based on an ET voltage and a tracker circuit configured to generate the ET voltage based on an ET target voltage. The ET power amplifier apparatus also includes a control circuit. The control circuit is configured to dynamically determine a voltage standing wave ratio (VSWR) change at a voltage output relative to a nominal VSWR and cause an adjustment to the ET voltage. By dynamically determining the VSWR change and adjusting the ET voltage in response to the VSWR change, the amplifier circuit can operate under a required EVM threshold across all phase angles of the RF signal.Type: GrantFiled: September 25, 2020Date of Patent: February 21, 2023Assignee: Qorvo US, Inc.Inventors: Nadim Khlat, Arthur Nguyen
-
Patent number: 11588453Abstract: A signal receiver includes a data sampler receiving a differential input signal having first and second input signals and determining bit values of the differential input signal based on first and second reference voltages, and a reference voltage generator performing a pre-tuning operation and a post-tuning operation to generate the reference voltages. The reference voltage generator performs the pre-tuning operation by generating first and second initial voltages and adjusting one of the initial voltages to generate third and fourth voltages. After the pre-tuning operation, the reference voltage generator performs the post-tuning operation by increasing or decreasing the third voltage to generate the first reference voltage and decreasing or increasing the fourth voltage to generate the second reference voltage based on a comparison result between the third voltage and the first input signal and a second comparison result between the fourth voltage and second input signal.Type: GrantFiled: February 16, 2021Date of Patent: February 21, 2023Inventors: Kyoungho Kim, Chulwoo Kim, Hyunsu Park, Jin-Cheol Sim
-
Patent number: 11588447Abstract: A receiver front end capable of receiving and processing intraband non-contiguous carrier aggregate (CA) signals using multiple low noise amplifiers (LNAs). Cascode circuits, each having a “common source” configured input FET and a “common gate” configured output FET, serve as the LNAs. An amplifier-branch control switch, configured to withstand relatively high voltage differentials by means of a relatively thick gate oxide layer and coupled between a terminal of the output FET and a power supply, controls the ON and OFF state of each LNA while enabling use of a relatively thin gate oxide layer for the output FETs, thus improving LNA performance. Some embodiments may include a split cascode amplifier and/or a power amplifier.Type: GrantFiled: December 21, 2020Date of Patent: February 21, 2023Assignee: pSemi CorporationInventors: Joseph Golat, David Kovac
-
Patent number: 11588442Abstract: A power amplifier circuit includes a first power supply terminal electrically connected to a first power amplifier; a second power supply terminal electrically connected to a second power amplifier subsequent to the first power amplifier; a first external power supply line configured to electrically connect a power supply circuit configured to output a power supply potential corresponding to an amplitude level of a high-frequency input signal and the first power supply terminal; and a second external power supply line configured to electrically connect the power supply circuit and the second power supply terminal. An inductance value of the first external power supply line is higher than an inductance value of the second external power supply line.Type: GrantFiled: October 30, 2020Date of Patent: February 21, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Satoshi Tanaka, Satoshi Arayashiki, Kenji Mukai
-
Patent number: 11588441Abstract: A semiconductor amplifier 1 includes transistors 21a and 21b mounted side by side on a bottom plate 2 in a space in a package 6, a matching circuit 22a mounted between the transistors 21a, 21b on the bottom plate 2, a matching circuit 22b mounted on an opposite side of the transistor 21b from the transistor 21a on the bottom plate 2, an input terminal TIN installed on one side of a wiring substrate 3, an output terminal TOUT installed on the other side of the wiring substrate 3, and gate bias terminals T1G and T2G and drain bias terminals T1D and T2D installed at positions with the input terminal TIN and the output terminal TOUT of the wiring substrate 3, and the transistor 21a, the matching circuit 22a, the transistor 21b, and the matching circuit 22b are linearly placed between the input terminal TIN and the output terminal TOUT.Type: GrantFiled: December 17, 2020Date of Patent: February 21, 2023Assignee: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventor: Naoyuki Miyazawa
-
Patent number: 11588450Abstract: Provided is an amplification circuit that includes: a low-noise amplifier that includes an FET as an amplification element and that amplifies a radio-frequency signal inputted to the gate of the FET; an input matching network that matches the input impedance of the low-noise amplifier; and a switch that is serially connected between ground and a node on a line connecting the input matching network and the gate of the FET to each other.Type: GrantFiled: December 4, 2020Date of Patent: February 21, 2023Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Keiichi Honda, Masamichi Tokuda
-
Patent number: 11581859Abstract: A radio frequency (RF) transistor amplifier package includes a submount, and first and second leads extending from a first side of the submount. The first and second leads are configured to provide RF signal connections to one or more transistor dies on a surface of the submount. At least one rivet is attached to the surface of the submount between the first and second leads on the first side. One or more corners of the first side of the submount may be free of rivets. Related devices and associated RF leads and non-RF leads are also discussed.Type: GrantFiled: June 26, 2020Date of Patent: February 14, 2023Assignee: WOLFSPEED, INC.Inventors: Alexander Komposch, Qianli Mu, Kun Wang, Eng Wah Woo
-
Patent number: 11575357Abstract: The present application discloses an amplifier circuit, a chip and an electronic device, which generates a positive output signal and a negative output signal according to a positive input signal and a negative input signal, wherein the positive input signal and the negative input signal have a corresponding input differential-mode voltage and input common-mode voltage, and the positive output signal and the negative output signal have a corresponding output differential-mode voltage and output common-mode voltage, and the amplifier circuit includes: an amplifying unit, configured to receive the positive input signal and the negative input signal and generate the positive output signal and the negative output signal; and an attenuation unit, including: a positive common-mode capacitor and a negative common-mode capacitor, configured to attenuate the input common-mode voltage below a first specific frequency.Type: GrantFiled: December 2, 2020Date of Patent: February 7, 2023Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventor: Wen-Chi Wang
-
Patent number: 11558016Abstract: A fast-switching average power tracking (APT) power management integrated circuit (PMIC) is provided. The fast-switching APT PMIC includes a voltage amplifier(s) and an offset capacitor(s) having a small capacitance (e.g., between 10 nF and 200 nF). The voltage amplifier(s) is configured to generate an initial APT voltage(s) based on an APT target voltage(s) and the offset capacitor(s) is configured to raise the initial APT voltage(s) by an offset voltage(s) to generate an APT voltage(s). In embodiments disclosed herein, the offset voltage(s) is modulated based on the APT target voltage(s). Given the small capacitance of the offset capacitor(s), it is possible to adapt the offset voltage(s) fast enough to thereby change the APT voltage(s) within a predetermined temporal limit (e.g., 0.5 ?s). As a result, the fast-switch APT PMIC can enable a power amplifier(s) to support dynamic power control with improved linearity and efficiency.Type: GrantFiled: February 23, 2021Date of Patent: January 17, 2023Assignee: Qorvo US, Inc.Inventor: Nadim Khlat
-
Patent number: 11555897Abstract: Mechanisms for evaluating amplitude for current pulses provided to a transimpedance amplifier (TIA) for current levels beyond the linear range of the TIA where clipping circuit(s) may limit the input voltage of the TIA are disclosed. In one aspect, an example TIA arrangement includes a clipping arrangement that includes multiple clipping circuits. Each clipping circuit can be biased by different bias voltages such that the different clipping circuits are activated at different input current amplitudes. Different clipping circuits can have different impedances, which can result in different recovery time characteristics. With the multiple clipping circuits in clipping arrangements discussed herein, a saturated dynamic range of a TIA can be divided into sub-regions and different pulse widening characteristics for each region may be defined, which may enable determination of amplitude for current pulses provided to the TIA even for current levels beyond the linear range of the TIA.Type: GrantFiled: June 3, 2019Date of Patent: January 17, 2023Assignee: Analog Devices International Unlimited CompanyInventors: Yalcin Alper Eken, Mehmet Arda Akkaya, Alp Oguz
-
Patent number: 11552599Abstract: Embodiments of the present disclosure include a harmonic power amplifying circuit with high efficiency and high bandwidth and a radio-frequency power amplifier. The circuit comprises an input matching network (11), a transistor (M), and an output matching network (12); a gate of the transistor (M) connected to an output end of the input matching network (11), a drain thereof connected to an input end of the output matching network (12), and a source thereof being grounded; wherein the output matching network (12) enables a lower sideband of the harmonic power amplifying circuit to work in a continuous inverse F amplification mode and an upper sideband of the harmonic power amplifying circuit to work in a continuous F amplification mode; wherein the output matching network (12) and a parasitic network of the transistor (M) form a low pass filter.Type: GrantFiled: August 22, 2016Date of Patent: January 10, 2023Assignees: CHINA COMMUNICATION MICROELECTRONICS TECHNOLOGY CO., LTD., CHINA COMMUNICATION TECHNOLOGY CO., LTD.Inventors: Shoukui Zhu, Qing Ding, Guangsheng Wu, Jianguo Ma
-
Patent number: 11552607Abstract: A voltage-to-current converter circuit comprises an amplifier, a resistor, first and second feedback circuits, and an output circuit. The amplifier is configured to receive a differential input voltage signal. The resistor is coupled between first and second nodes of the amplifier. The first feedback circuit is coupled to a third node of the amplifier, provides feedback to the first and second nodes when the value of the input voltage signal is in a first range, and is turned off otherwise. The second feedback circuit is coupled to a fourth node of the amplifier, provides feedback to the first and second nodes when the value of the input voltage signal is in a second range different from the first range, and is turned off otherwise. The output circuit produces a differential current output signal having a value according to the value of the input voltage signal.Type: GrantFiled: January 3, 2022Date of Patent: January 10, 2023Assignee: NEWRACOM, INC.Inventor: Seong-Sik Myoung
-
Patent number: 11552608Abstract: A distributed power amplifier includes radio frequency (RF) input and output terminals. A first field effect transistor (FET) is coupled at a first gate terminal to the RF input terminal and at a first drain terminal to the RF output terminal. The first FET has a first periphery and a first source terminal electrically connected to ground potential. A second FET has a second periphery smaller than the first periphery. The second FET has a second gate terminal electrically coupled to the first gate terminal through a first inductor, a second drain terminal electrically coupled to the first drain terminal through a second inductor, and a second source terminal electrically connected to the ground potential. A drain voltage terminal, which excludes a resistive element, is electrically coupled to a drain bias network through which a drain bias voltage is applied to the first drain terminal and the second drain terminal.Type: GrantFiled: December 17, 2020Date of Patent: January 10, 2023Assignee: Lockheed Martin CorporationInventor: Roland Cadotte, Jr.
-
Patent number: 11550041Abstract: A circuit for filtering a signal corresponding to a time of flight (TOF) of light from a laser reflected off an object to a photo detector, the circuit includes a preamplifier, a DC cancelation loop, and an AC cancelation loop. The preamplifier may be configured to receive the signal from the photo detector corresponding to an output of the laser reflected off an object remote from the laser and photo detector. The DC cancelation loop includes a current feedback DC servo loop. The AC cancelation loop includes a feedback network driven by a floating class AB output stage, and the preamplifier configured to drive the floating class AB output stage, wherein the preamplifier is driven by an error signal of the feedback network and creates an AC signal path with the feedback network and floating class AB output stage.Type: GrantFiled: November 27, 2019Date of Patent: January 10, 2023Inventor: Sayyed Mahdi Kashmiri