Patents Examined by Hrayr A. Sayadian
-
Patent number: 10910224Abstract: A method for fabricating a semiconductor device includes: forming a gate trench in a semiconductor substrate; forming a gate dielectric layer over a bottom surface and sidewalls of the gate trench; forming a first work function layer over the gate dielectric layer; doping a work function adjustment element to form a second work function layer which overlaps with the sidewalls of the gate trench; forming a gate conductive layer that partially fills the gate trench; and forming doped regions inside the semiconductor substrate on both sides of the gate trench.Type: GrantFiled: September 14, 2020Date of Patent: February 2, 2021Assignee: SK hynix Inc.Inventors: Tae-Su Jang, Jin-Chul Park, Ji-Hwan Park, Il-Sik Jang, Seong-Wan Ryu, Se-In Kwon, Jung-Ho Shin, Dae-Jin Ham
-
Patent number: 10910453Abstract: A display device includes a substrate including flexibility, a first inorganic insulating film having silicon and at least one of nitrogen and oxygen arranged above the substrate, a first groove part arranged so as to divide the first inorganic insulating film, a first silicon contained film filled into the first groove part, and a pixel electrode arranged to overlap a region surrounded by the first groove part. The first silicon contained film includes polysiloxane or polysilazane.Type: GrantFiled: May 11, 2018Date of Patent: February 2, 2021Assignee: Japan Display Inc.Inventor: Hsiang-Yuan Cheng
-
Patent number: 10910423Abstract: The present technology relates to a solid-state imaging device, a manufacturing method, and an electronic device, which can improve sensitivity while improving color mixing. The solid-state imaging device includes a first wall provided between a pixel and a pixel arranged two-dimensionally to isolate the pixels, in which the first wall includes at least two layers including a light shielding film of a lowermost layer and a low refractive index film of which refractive index is lower than the light shielding film. The present technology can be applied to, for example, a solid-state imaging device, an electronic device having an imaging function, and the like.Type: GrantFiled: July 21, 2020Date of Patent: February 2, 2021Assignee: Sony Semiconductor Solutions CorporationInventors: Yuka Nakamoto, Yukihiro Sayama, Nobuyuki Ohba, Sintaro Nakajiki
-
Patent number: 10903339Abstract: Methods of fabrication and semiconductor structures includes vertical transport field effect transistors (VTFETs) including a top source/drain extension formed with a sacrificial doped layer. The sacrificial doped layer provides the doping source to form the extension and protects the top of the fin during fabrication so as to prevent thinning, among other advantages.Type: GrantFiled: November 11, 2019Date of Patent: January 26, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Choonghyun Lee, Kangguo Cheng, Juntao Li, Shogo Mochizuki
-
Patent number: 10903327Abstract: Three-dimensional semiconductor memory devices and methods of fabricating the same. The three-dimensional semiconductor devices include an electrode structure with sequentially-stacked electrodes disposed on a substrate, semiconductor patterns penetrating the electrode structure, and memory elements including a first pattern and a second pattern interposed between the semiconductor patterns and the electrode structure, the first pattern vertically extending to cross the electrodes and the second pattern horizontally extending to cross the semiconductor patterns.Type: GrantFiled: April 27, 2020Date of Patent: January 26, 2021Inventors: Kwang Soo Seol, Chanjin Park, Kihyun Hwang, Hanmei Choi, Sunghoi Hur, Wansik Hwang, Toshiro Nakanishi, Kwangmin Park, Juyul Lee
-
Patent number: 10892292Abstract: A back-side illuminated image sensor includes memory regions formed in a semiconductor wafer. Each memory region is located between two opaque walls which extend into the semiconductor wafer. An opaque screen is arranged at the rear surface of the memory region and in electrical contact with the opaque walls.Type: GrantFiled: April 17, 2019Date of Patent: January 12, 2021Assignee: STMicroelectronics (Crolles 2) SASInventors: Daniel Benoit, Olivier Hinsinger, Emmanuel Gourvest
-
Patent number: 10879106Abstract: A method for fabricating conductive deep trenches in conjunction with shallow trench isolations in a semiconductor device. The disclosed method introduces an integrated sequence during which a shallow trench is etched and filled before a deep trench is etched and filled. The disclosed method advantageously reduces cone defects and process complexity associated with the formation of a conductive deep trench within a shallow trench isolation structure. Fabricated under the integrated sequence, the conductive deep trench may extend through a shallow trench dielectric layer and into the substrate, where the top surfaces of both the conductive deep trench and shallow trench dielectric layer are substantially cone free.Type: GrantFiled: February 21, 2018Date of Patent: December 29, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Thomas Edward Lillibridge
-
Patent number: 10868184Abstract: A FinFET device structure is provided. The FinFET device structure includes a fin structure formed over a substrate and a gate structure formed over the fin structure. The FinFET device structure also includes a contact formed over the fin structure and adjacent to the gate structure. The FinFET device structure further includes a first hard mask layer formed over the gate structure, and an upper portion of the first hard mask layer has an inverted-T shape. In addition, the FinFET device structure includes a second hard mask layer formed over the contact, and the second hard mask layer has a T shape.Type: GrantFiled: November 26, 2018Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Ho Chiang, Cheng-Han Wu, Jyh-Huei Chen, Jhon-Jhy Liaw
-
Patent number: 10868025Abstract: In-process source-level material layers including a source-level sacrificial layer are formed over a substrate. An alternating stack of insulating layers and sacrificial material layers is formed over the in-process source-level material layers. A memory opening is formed through the alternating stack, and is filled with a memory film and a sacrificial opening fill structure. The source-level sacrificial layer is replaced with a source contact layer including a doped polycrystalline semiconductor material. The source contact layer can be formed by diffusing a metal in a metallic catalyst material through a semiconductor fill material layer that fills a source cavity formed by removal of the source-level sacrificial layer. The sacrificial opening fill structure is replaced with a vertical semiconductor channel, which can be formed with large grains due to large crystal sizes in the source contact layer. The sacrificial material layers are replaced with electrically conductive layers.Type: GrantFiled: November 26, 2018Date of Patent: December 15, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Fei Zhou, Adarsh Rajashekhar, Rahul Sharangpani, Raghuveer S. Makala
-
Patent number: 10854810Abstract: A passive magnetic device (PMD) has a base electrode, a multi-port signal structure (MPSS), and a substrate therebetween. The MPSS has a central plate residing in a second plane and at least two port tabs spaced apart from one another and extending from the central plate. The substrate has a central portion that defines a mesh structure between the base electrode and the central plate of the multi-port signal structure. A plurality of magnetic pillars are provided within the mesh structure, wherein each of the plurality of the magnetic pillars are spaced apart from one another and surrounded by a corresponding portion of the mesh structure. The PMD may provide a magnetically self-biased device that may be used as a radio frequency (RF) circulator, an RF isolator, and the like.Type: GrantFiled: January 15, 2020Date of Patent: December 1, 2020Assignee: Qorvo US, Inc.Inventors: Andrew Arthur Ketterson, Xing Gu, Yongjie Cui, Xing Chen
-
Patent number: 10847529Abstract: Provided is a substrate processing method that may prevent the non-uniformity of the thickness of landing pads deposited on each step in the process of selectively depositing a landing pad in a vertical NAND device having a stepped structure. The substrate processing method includes stacking, a plurality of times, a stack structure including an insulating layer and a sacrificial layer and etching the stack structure to form a stepped structure having an upper surface, a lower surface, and a side surface connecting the upper surface and the lower surface. The method also includes forming a barrier layer on the stepped structure, forming a mask layer on the barrier layer and exposing at least a portion of the barrier layer by etching at least a portion of the mask layer with a first etching solution The method further includes etching the exposed barrier layer with a second etching solution and etching the mask layer with a third etching solution.Type: GrantFiled: April 12, 2018Date of Patent: November 24, 2020Assignee: ASM IP Holding B.V.Inventors: Tae Hee Yoo, Yoon Ki Min, Yong Min Yoo
-
Patent number: 10840344Abstract: A semiconductor device and a manufacturing method thereof includes a source contact structure, a gate stack structure including a side region adjacent to the source contact structure, and a center region extending from the side region. The semiconductor device further includes a source gate pattern disposed under the side region of the first gate stack structure. The source gate pattern has an inclined surface facing the source contact structure. The semiconductor device also includes a channel pattern penetrating the center region of the gate stack structure, the channel pattern extending toward and contacting the source contact structure.Type: GrantFiled: November 13, 2018Date of Patent: November 17, 2020Assignee: SK hynix Inc.Inventor: Kang Sik Choi
-
Patent number: 10832966Abstract: Structures and fabrication methods for a field-effect transistor. First and second spacers are formed adjacent to opposite sidewalls of a gate structure. A section of the gate structure is partially removed with a first etching process to form a cut that extends partially through the gate structure. After partially removing the section of the gate structure with the first etching process, upper sections of the first and second sidewall spacers arranged above the gate structure inside the cut are at least partially removed. After at least partially removing the upper sections of the first and second sidewall spacers, the section of the gate structure is completely removed from the cut with a second etching process. A dielectric material is deposited inside the cut to form a dielectric pillar.Type: GrantFiled: February 20, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Chang Seo Park, Haiting Wang, Shimpei Yamaguchi, Junsic Hong, Yong Mo Yang, Scott Beasor
-
Patent number: 10833258Abstract: MRAM devices with in-situ encapsulation are provided. In one aspect, a method of forming an MRAM device includes: patterning an MRAM stack disposed on a dielectric into individual memory cell stacks, wherein the MRAM stack includes a bottom electrode, a MTJ, and a top electrode, and wherein the patterning is performed using an intermediate angle IBE landing on the dielectric; removing redeposited metal from the memory cell stacks using a high angle IBE; redepositing the dielectric along the sidewalls of the memory cell stacks using a low angle IBE to form a first layer of dielectric encapsulating the memory cell stacks; and depositing a second layer of dielectric, wherein the first/second layers of dielectric form a bilayer dielectric spacer structure, wherein the patterning, removing of the redeposited metal, and redepositing the dielectric steps are all performed in-situ. An MRAM device is also provided.Type: GrantFiled: May 2, 2019Date of Patent: November 10, 2020Assignee: International Business Machines CorporationInventors: Ashim Dutta, Chih-Chao Yang, Daniel C. Edelstein, Karthik Yogendra, John C. Arnold
-
Patent number: 10818775Abstract: The method for fabricating a field-effect transistor comprises a step of producing a sacrificial gate and first and second spacers covering first, second and third parts of successive first to fifth semiconductor nanowires of a stack. The fabricating method comprises a step of forming a channel area of the transistor, which channel area is compressively stressed and distinct from the second part of the third nanowire. The channel area is connected to a source electrode of the transistor by the first part of the second nanowire, and to a drain electrode of the transistor by the third part of the second nanowire.Type: GrantFiled: November 14, 2018Date of Patent: October 27, 2020Assignees: Commissariat a l'energie atomique et aux energies alternatives, International Business Machines CorporationInventors: Shay Reboh, Emmanuel Augendre, Remi Coquand, Nicolas Loubet
-
Patent number: 10818813Abstract: In order to improve the performance of a semiconductor device, a semiconductor layer EP is formed over a p-type semiconductor PR. An n-type semiconductor layer NR1 is formed over the semiconductor layer EP. The semiconductor layer PR, the semiconductor layer EP, and the semiconductor layer NR1 respectively configure part of a photoreceiver. A cap layer of a material different from that of the semiconductor layer EP is formed over the semiconductor layer EP, and a silicide layer, which is a reaction product of a metal and the material included in the cap layer, is formed within the cap layer. A plug having a barrier metal film BM1 is formed over the cap layer through the silicide layer. Here, a reaction product of the metal and the material included in the semiconductor layer NR1 is not formed within the semiconductor layer NR1.Type: GrantFiled: November 13, 2018Date of Patent: October 27, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Tomoo Nakayama, Shinichi Watanuki, Futoshi Komatsu, Teruhiro Kuwajima, Takashi Ogura, Hiroyuki Okuaki, Shigeaki Shimizu
-
Patent number: 10811281Abstract: A manufacturing method of a semiconductor device, includes: (a) preparing a lead frame having: a first tie bar extending in a first direction in plan view so as to couple a plurality of first leads to one another; a second tie bar extending in the first direction in plan view so as to couple a plurality of second leads to one another; a coupling portion coupled to the first tie bar and the second tie bar; a first chip mounting portion arranged between the first tie bar and the second tie bar in plan view; and a second chip mounting portion arranged between the first chip mounting portion and the second tie bar in plan view; and (b) after the (a), mounting a first semiconductor chip on the first chip mounting portion and mounting a second semiconductor chip on the second chip mounting portion.Type: GrantFiled: June 26, 2019Date of Patent: October 20, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Shoji Hashizume, Keita Takada
-
Patent number: 10811260Abstract: A method for fabricating a semiconductor device includes: forming a gate trench in a semiconductor substrate; forming a gate dielectric layer over a bottom surface and sidewalls of the gate trench; forming a first work function layer over the gate dielectric layer; doping a work function adjustment element to form a second work function layer which overlaps with the sidewalls of the gate trench; forming a gate conductive layer that partially fills the gate trench; and forming doped regions inside the semiconductor substrate on both sides of the gate trench.Type: GrantFiled: April 12, 2019Date of Patent: October 20, 2020Assignee: SK hynix Inc.Inventors: Tae-Su Jang, Jin-Chul Park, Ji-Hwan Park, Il-Sik Jang, Seong-Wan Ryu, Se-In Kwon, Jung-Ho Shin, Dae-Jin Ham
-
Patent number: 10811597Abstract: A magnetoresistive device with a magnetically fixed region having at least two ferromagnetic regions coupled together by an antiferromagnetic coupling region. At least one of the two ferromagnetic regions includes multiple alternating metal layers and magnetic layers and one or more interfacial layers. Wherein, each metal layer includes at least one of platinum, palladium, nickel, or gold, and the interfacial layers include at least one of an oxide, iron, or an alloy including cobalt and iron.Type: GrantFiled: May 14, 2019Date of Patent: October 20, 2020Assignee: Everspin Technologies, Inc.Inventor: Jijun Sun
-
Patent number: 10804275Abstract: A memory array includes memory cells of Z2-FET type arranged in rows and columns, wherein each memory cell includes a MOS-type selection transistor and a first region of a first conductivity type that is shared in common with a drain region of the first conductivity type of the selection transistors. The selection transistors of a same column of the memory array have a common drain region, a common source region, and a common channel region.Type: GrantFiled: November 26, 2018Date of Patent: October 13, 2020Assignee: STMicroelectronics SAInventors: Hassan El Dirani, Thomas Bedecarrats, Philippe Galy