Patents Examined by Hyun Nam
-
Patent number: 11861365Abstract: Systems and methods are disclosed for macro-op fusion. Sequences of macro-ops that include a control-flow instruction are fused into single micro-ops for execution. The fused micro-ops may avoid the use of control-flow instructions, which may improve performance. A fusion predictor may be used to facilitate macro-op fusion.Type: GrantFiled: May 3, 2021Date of Patent: January 2, 2024Assignee: SiFive, Inc.Inventors: Krste Asanovic, Andrew Waterman
-
Patent number: 11860796Abstract: Embodiments described herein provide techniques to manage drivers in a user space in a data processing system. One embodiment provides a data processing system configured perform operations, comprising discovering a hardware device communicatively coupled to the communication bus, launching a user space driver daemon, establishing an inter-process communication (IPC) link between a first proxy interface for the user space driver daemon and a second proxy interface for a server process in a kernel space, receiving, at the first proxy interface, an access right to enable access to a memory buffer in the kernel space, and relaying an access request for the memory buffer from the user space driver daemon via a third-party proxy interface to enable the user space driver daemon to access the memory buffer, the access request based on the access right.Type: GrantFiled: August 9, 2021Date of Patent: January 2, 2024Assignee: Apple Inc.Inventors: Jeremy C. Andrus, Joseph R. Auricchio, Russell A. Blaine, Daniel A. Chimene, Simon M. Douglas, Landon J. Fuller, Yevgen Goryachok, John K. Kim-Biggs, Arnold S. Liu, James M. Magee, Daniel A. Steffen, Roberto G. Yepez
-
Patent number: 11841811Abstract: A reconfigurable processor comprises an array of processing units and an instrumentation network. The array of processing units is configured to execute runtime events to execute an application. The instrumentation network is operatively coupled to the array of processing units. The instrumentation network comprises a control bus configured to form control signal routes in the instrumentation network. The instrumentation network further comprises a plurality of instrumentation counters having inputs and outputs connected to the control bus and to the processing units. Instrumentation counters in the plurality instrumentation units are configurable to consume control signals on the inputs and produce counts of the runtime events on the outputs.Type: GrantFiled: September 20, 2021Date of Patent: December 12, 2023Assignee: SambaNova Systems, Inc.Inventors: Raghu Prabhakar, Matthew Thomas Grimm, Sumti Jairath, Kin Hing Leung, Sitanshu Gupta, Yuan Lin, Luca Boasso
-
Patent number: 11836489Abstract: A processor for sparse matrix calculation includes an on-chip memory, a cache, a gather/scatter engine, and a core. The on-chip memory stores a first matrix or vector, and the cache stores a compressed sparse second matrix data structure. The compressed sparse second matrix data structure includes a value array including non-zero element values of the sparse second matrix, where each entry includes a given number of element values; and a column index array where each entry includes the given number of offsets matching the value array. The gather/scatter engine gathers element values of the first matrix or vector using the column index array of the sparse second matrix. In a hybrid horizontal/vertical implementation, the gather/scatter engine gathers sets of element values from sets of rows and from different sub-banks within the same rows based on the column index array of the sparse matrix.Type: GrantFiled: October 25, 2022Date of Patent: December 5, 2023Assignee: Alibaba Group Holding LimitedInventor: Fei Sun
-
Patent number: 11809835Abstract: A method, computer program product, and computing system for defining a queue. The queue may be based on a linked list and may be a first-in, first-out (FIFO) queue that may be configured to be use used with multiple producers and a single consumer. The queue may include a plurality of queue elements. A tail element and a head element may be defined from the plurality of elements within the queue. The tail element may point to a last element of the plurality of elements and the head element may point to a first element of a plurality of elements. An element may be dequeued from the tail element, which may include determining if the tail element is in a null state. An element may be enqueued to the head element, which may include adding a new element to the queue.Type: GrantFiled: April 22, 2021Date of Patent: November 7, 2023Assignee: EMC IP Holding Company, LLCInventors: Vladimir Shveidel, Lior Kamran
-
Patent number: 11809361Abstract: A storage product manufactured as a computer component to facilitate network storage services. The storage product has no central processing unit. The storage product has a bus connector connectable to a computer bus. An external processor connected to the computer bus can operate as a central processing unit. The storage product has a random-access memory, a network interface, a processing device, and a storage device having a storage capacity accessible via the network interface. The bus connector provides the processor with access to the random-access memory. The processing device of the storage product can identify and separate, among messages received by the network interface, first messages for processing by the external processor and second messages for processing by the storage device.Type: GrantFiled: July 15, 2022Date of Patent: November 7, 2023Assignee: Micron Technology, Inc.Inventor: Luca Bert
-
Patent number: 11809351Abstract: A Baseboard Management Controller (BMC) that may configure itself is disclosed. The BMC may include an access logic to determine a configuration of a chassis that includes the BMC. The BMC may also include a built-in self-configuration logic to configure the BMC responsive to the configuration of the chassis. The BMC may self-configure without using any BIOS, device drivers, or operating systems.Type: GrantFiled: July 14, 2021Date of Patent: November 7, 2023Inventors: Sompong Paul Olarig, Son T. Pham
-
Patent number: 11803387Abstract: A method for executing new instructions includes the following steps: receiving an instruction and determining whether the received instruction is a new instruction. When the received instruction is the new instruction, entering a system management mode, and simulating the execution of the received instruction by executing at least one old instruction in the system management mode.Type: GrantFiled: September 10, 2021Date of Patent: October 31, 2023Assignee: SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.Inventors: Weilin Wang, Yingbing Guan, Mengchen Yang
-
Patent number: 11789891Abstract: Systems, apparatuses, methods, and computer-readable media are provided for managing operations associated with multi-device serial read for communication buses. Embodiments include a protocol controller coupled to a transmitter and receiver assembly of a device to control the transmitter and receiver assembly to perform a multi-device read protocol to read from a plurality of devices coupled to the serial bus using a single device group read command. Other embodiments may be described and/or claimed.Type: GrantFiled: March 30, 2021Date of Patent: October 17, 2023Assignee: Intel CorporationInventor: Wayne Ballantyne
-
Patent number: 11789494Abstract: A dock for portable electronic devices (PEDs) such as portable computers, smartphones, and the like has a dock cavity wherein a PED may be inserted. The cavity wall bears an external connector aligned to connect with a PED's onboard connector for charging and/or data communications when the PED is properly inserted in the cavity. However, the external connector retracts within the cavity wall if the PED is misinserted such that it bears against the external connector. The cavity walls are designed to loosely receive (and coarsely align) the PED upon initial insertion, and then closely receive (and finely align) the PED's onboard connector with the dock's external connector as the PED approaches full insertion. The rear cavity wall, against which the leading edge of the PED bears upon full insertion, is configured to resiliently yield upon impact with the PED, thereby decreasing repeated shock damage to the dock and PED.Type: GrantFiled: March 2, 2021Date of Patent: October 17, 2023Inventor: Andrew Munro Wilson
-
Patent number: 11775298Abstract: Methods for frequency scaling for per-core accelerator assignments and associated apparatus. A processor includes a CPU (central processing unit) having multiple cores that can be selectively configured to support frequency scaling and instruction extensions. Under this approach, some cores can be configured to support a selective set of AVX instructions (such as AVX3/5G-ISA instructions) and/or AMX instructions, while other cores are configured to not support these AVX/AMX instructions. In one aspect, the selective AVX/AMX instructions are implemented in one or more ISA extension units that are separate from the main processor core (or otherwise comprises a separate block of circuitry in a processor core) that can be selectively enabled or disabled. This enables cores having the separate unit(s) disabled to consume less power and/or operate at higher frequencies, while supporting the selective AVX/AMX instructions using other cores.Type: GrantFiled: July 20, 2020Date of Patent: October 3, 2023Assignee: Intel CorporationInventors: Stephen T. Palermo, Srihari Makineni, Shubha Bommalingaiahnapallya, Neelam Chandwani, Rany T. Elsayed, Udayan Mukherjee, Lokpraveen Mosur, Adwait Purandare
-
Patent number: 11775337Abstract: A first instruction for processing by a processor core is received. Whether the instruction is a larx is determined. Responsive to determining the instruction is a larx, whether a cacheline associated with the larx is locked is determined. Responsive to determining the cacheline associated with the larx is not locked, the cacheline associated with the larx is locked and a counter associated with a first thread of the processor core is started. The first thread is processing the first instruction.Type: GrantFiled: September 2, 2021Date of Patent: October 3, 2023Assignee: International Business Machines CorporationInventors: Bryan Lloyd, Guy L. Guthrie, Susan E. Eisen, Dhivya Jeganathan, Luke Murray
-
Patent number: 11768781Abstract: An apparatus and method are described for implementing memory management in a graphics processing system. For example, one embodiment of an apparatus comprises: a first plurality of graphics processing resources to execute graphics commands and process graphics data; a first memory management unit (MMU) to communicatively couple the first plurality of graphics processing resources to a system-level MMU to access a system memory; a second plurality of graphics processing resources to execute graphics commands and process graphics data; a second MMU to communicatively couple the second plurality of graphics processing resources to the first MMU; wherein the first MMU is configured as a master MMU having a direct connection to the system-level MMU and the second MMU comprises a slave MMU configured to send memory transactions to the first MMU, the first MMU either servicing a memory transaction or sending the memory transaction to the system-level MMU on behalf of the second MMU.Type: GrantFiled: May 27, 2022Date of Patent: September 26, 2023Assignee: Intel CorporationInventors: Niranjan L. Cooray, Abhishek R. Appu, Altug Koker, Joydeep Ray, Balaji Vembu, Pattabhiraman K, David Puffer, David J. Cowperthwaite, Rajesh M. Sankaran, Satyeshwar Singh, Sameer Kp, Ankur N. Shah, Kun Tian
-
Patent number: 11748099Abstract: The disclosure discloses a method for executing instructions, a device and a computer readable storage medium. The detailed implementation includes: obtaining a first memory access instruction for execution, in which the first memory access instruction includes a first address range of a memory to be accessed; in response to detecting a predetermined instruction for monitoring an accessed address range of the memory, executing the predetermined instruction to obtain a remaining address range not accessed by the first memory access instruction in the first address range; comparing the remaining address range with a second address range included in a second memory access instruction to be executed; and suspending execution of the second memory access instruction in response to the remaining address range at least partially overlapping with the second address range.Type: GrantFiled: July 16, 2021Date of Patent: September 5, 2023Assignee: BEIJING BAIDU NETCOM SCIENCE AND TECHNOLOGY, CO., LTD.Inventors: Chao Tang, Xueliang Du
-
Patent number: 11748283Abstract: Embodiments described herein provide techniques to facilitate scalable interrupts and workload submission for a virtualized graphics processor. The techniques include memory-based interrupt reporting and shared work queue submission for multiple software domains.Type: GrantFiled: June 3, 2022Date of Patent: September 5, 2023Assignee: Intel CorporationInventors: David Puffer, Ankur Shah, Niranjan Cooray, Bryan White, Balaji Vembu, Hema Chand Nalluri, Kritika Bala
-
Patent number: 11749335Abstract: A memory module without a controller and without a built-in power supply and a memory controller thereof are provided. The memory module includes a connection portion, a first non-volatile memory chip, and a second non-volatile memory chip. The memory controller of the motherboard accesses the first non-volatile memory chip by a native interface of the first non-volatile memory chip through the connection portion. The second non-volatile memory chip is configured to store at least one pointer of a meta data of the first non-volatile memory chip. The memory type of the second non-volatile memory chip is different from the memory type of the first non-volatile memory chip. The memory controller accesses the pointer stored in the second non-volatile memory chip through the connection portion.Type: GrantFiled: November 3, 2020Date of Patent: September 5, 2023Assignees: SHANDONG STORAGE WINGS ELECTRONICS TECHNOLOGY CO., LTDInventor: Jianzhong Bi
-
Patent number: 11740899Abstract: Methods, systems, and devices for in-memory associative processing are described. An apparatus may receive a set of instructions that indicate a first vector and a second vector as operands for a computational operation. The apparatus may select, from a set of vector mapping schemes, a vector mapping scheme for performing the computational operation using associative processing. The apparatus may write the first vector and the second vector to a set of planes each comprising an array of content-addressable memory cells based on the selected vector mapping scheme.Type: GrantFiled: January 18, 2022Date of Patent: August 29, 2023Assignee: Micron Technology, Inc.Inventors: Sean S. Eilert, Ameen D. Akel, Justin Eno, Brian Hirano
-
Patent number: 11730325Abstract: Examples herein describe techniques for communicating between data processing engines in an array of data processing engines. In one embodiment, the array is a 2D array where each of the DPEs includes one or more cores. In addition to the cores, the data processing engines can include streaming interconnects which transmit streaming data using two different modes: circuit switching and packet switching. Circuit switching establishes reserved point-to-point communication paths between endpoints in the interconnect which routes data in a deterministic manner. Packet switching, in contrast, transmits streaming data that includes headers for routing data within the interconnect in a non-deterministic manner. In one embodiment, the streaming interconnects can have one or more ports configured to perform circuit switching and one or more ports configured to perform packet switching.Type: GrantFiled: September 7, 2021Date of Patent: August 22, 2023Assignee: XILINX, INC.Inventors: Peter McColgan, Goran Hk Bilski, Juan J. Noguera Serra, Jan Langer, Baris Ozgul, David Clarke
-
Patent number: 11720358Abstract: Embedded systems and methods of starting an embedded system are disclosed. A method of starting an embedded system includes executing first instructions, distinct from instructions of an operating system of the embedded system. The method further includes causing the storage of at least one application into a non-volatile memory in response to executing the first instructions.Type: GrantFiled: December 23, 2020Date of Patent: August 8, 2023Assignee: PROTON WORLD INTERNATIONAL N.V.Inventors: Youssef Ahssini, Guy Restiau
-
Patent number: 11714643Abstract: Embedded systems and methods of reading or writing data or instructions of at least one application in a non-volatile memory are disclosed. A method includes reading or writing data or instructions of at least one application in a non-volatile memory of an embedded system. The data or instructions transit through a memory area and are interpreted by a distinct program of an operating system of the embedded system.Type: GrantFiled: December 23, 2020Date of Patent: August 1, 2023Assignee: PROTON WORLD INTERNATIONAL N.V.Inventors: Youssef Ahssini, Guy Restiau